Jobs in the United States

25+ jobs

Save this search

Added just now
Senior Software Engineer - Workday Payroll (Remote)
Home Depot
Atlanta, GA
The Sr. Software Engineer, Workday Payroll is responsible for independently designing, developing, configuring, and continuously enhancing Workday Payroll solutions to meet evolving…
Added 1 min ago
Software Engineer, Systems ML
Meta
Atlanta, GA
Meta is seeking a principal-level Software Engineer to drive technical strategy and execution across our Systems ML Engineering organization. In this role, you will define the architectural…
Added 1 min ago
Cloud Engineer II- AWS
Honeywell Technologies
Atlanta, GA
Do you enjoy working from the customer perspective and diving deep on issues? As a system development engineer, you will be responsible for the overall health of our AWS cloud-based managed…
Added 17 mins ago
BV
High-Performance Computing Engineer
Bright Vision Technologies
Remote, United States
- $130,000 to $150,000 USD / year
Job Title: High Performance Computing Engineer
Added 20 mins ago
Software Dev Engineer II, DC Bridge
Amazon Data Services, Inc.
Seattle, WA
…and alerting systems. Our services directly contribute to the high availability of AWS data centers and Amazon’s sustainability goals. Teams in Data Center Systems solve problems of massive…
Added 21 mins ago
Senior Staff Software Engineer (TLM), Gemini Deployment and Performance, DeepMind
Google
Mountain View, CA
Share Senior Staff Software Engineer (TLM), Gemini Deployment and Performance, DeepMind
Added 22 mins ago
New College Grad - Physicist/Scientist III - PhD (2027 Summer Cohort)
Applied Materials
Santa Clara, CA
…trained on data generated from large-scale, multi-dimensional high-performance computing (HPC) simulations, complemented by experimental…
Added 22 mins ago
Director of Engineering Operations
Stellar Energy Americas Inc
Jacksonville, FL
…execution, resource planning, engineering productivity, and performance management. This role provides leadership for the Design Project Management organization, Engineering Tools &…
Added 23 mins ago
Agent Platform Engineer
Robert Half
Los Angeles, CA
A leading artificial intelligence and advanced analytics organization is seeking an Software Engineer to help develop next-generation AI orchestration and decision-support platforms. Based…
Added 35 mins ago
S
OpenShift Platform Engineer
Saalex
Ridgecrest, CA
- $135,000 to $155,000 USD / year
Experience supporting High Performance Computing (HPC) environments.
Added 1 hour ago
System Development Eng, PCIe, AWS PCIe and Signal Integrity Team
Amazon
Seattle, WA
…hardware and software to the next level. As a System Development Engineer on the PCIe and Signal Integrity team within the Core Components Organization, you will work on next-generation…
Added 1 hour ago
Software Dev Engineer II, EC2 ML Provisioning
Amazon
Seattle, WA
If you are an experienced software development engineer who is passionate about building the platform to support the world’s premier cloud computing environment, then this is the job for…
Added 1 hour ago
Front End Engineer, IAM Console Team
Amazon
Seattle, WA
…largest distributed systems globally. We're part of AWS Utility Computing (UC), which powers core AWS services including S3, EC2, and continues to drive industry-leading innovations across…
Added 1 hour ago
Senior Software Engineer
Sam's Club
BENTONVILLE, AR
…repetitive tasks and creating monitoring and alerting tools for High Performance Computing (HPC) systems; managing and querying SQL databases (MySQL, Postgres and Oracle); developing and…
Added 1 hour ago
Senior Software Engineer
Sam's Club
BENTONVILLE, AR
…technologies (Azure and AWS); software design patterns and distributed computing; utilizing software development practices such as Git, JIRA, and Scrum; implementing scripts to design…
Added 1 hour ago
W
Senior Software Engineer
Walmart
BELLEVUE, WA
- $206,086 to $216,000 USD / year
…NoSQL including experience in optimizing database queries and performance. Experience with cloud computing platforms and services including GCP, AWS, and Azure. Experience with Agile…
Added 1 hour ago
Senior Software Engineer, RF Spectrum Solutions
Battelle
Columbus, OH · COLUMBUS, OH
Implement algorithms using C++, Python, and other high-performance programming languages.
Added 1 hour ago
Lead Data Engineer - Data Engineering 4C
Genpact LLC
Jacksonville, FL
…data validation and quality monitoring, troubleshooting, and performance…
Added 2 hours ago
Cloud Engineer II- AWS
Honeywell Technologies
Pittsford, NY
Do you enjoy working from the customer perspective and diving deep on issues? As a system development engineer, you will be responsible for the overall health of our AWS cloud-based managed…
Added 2 hours ago
Lead Cryptography Engineer (MPC & Confidential Computing)
Wells Fargo
NEW YORK, NY
MPC Protocol Implementation: Architect and implement high-performance threshold signature schemes (specifically DKLS23 or similar) for ECDSA key generation and signing
Added 2 hours ago
Sr. Software Development Engineer, Automated Reasoning Group
Amazon
New York, NY
Delivering a reliable and high-performance service at AWS scale requires engineers with deep technical expertise and boundless creativity. At Amazon, we also expect engineers like you to…
Added 2 hours ago
Consultant (Infrastructure Engineer)
Open Systems Technologies, Inc
NEW YORK, NY
Consultant (Infrastructure Engineer) needed for Open Systems Technologies, Inc. located in New York, NY. Lead the design, deployment, and maintenance of Kafka clusters using DevOps tools…
Added 2 hours ago
Lead Airborne Systems - Software Engineer IV
University Corporation for Atmospheric Research
Broomfield, CO
2026-10-30 About the Role UCAR is excited to announce the job opening for the Lead Airborne Systems - Software Engineer IV role at the Research Aviation Facility. This position is the…
Added 3 hours ago
Staff Software Engineer, Agent Quality
Google
Sunnyvale, CA
…from all areas, including information retrieval, distributed computing, large-scale system design, networking and data storage, security, artificial intelligence, natural language…
Added 3 hours ago
.NET Engineer
Publicis Groupe Holdings B.V
Chicago, IL
…responsible for designing, developing, and maintaining scalable, high-performance microservices-based applications. You will work closely with cross-functional teams to deliver robust,…

Upscale, Inc.

Distinguished Engineer, SerDes Clocking

United States

$313,000 to $353,000 USD / year

Apply About employer

Applications open in a new tab.

Job details

Pay: $313,000 to $353,000 USD / year
Posting language: English
Posted: Oct 27, 2026

Original job description

Why join Upscale, Inc.

Upscale, Inc., is building the high-performance infrastructure powering the next generation of artificial intelligence. Backed by over $500M in funding and rapid global adoption, we are scaling systems designed for the world’s most demanding AI workloads.

We focus on first-principles engineering across silicon, systems, and networking - where performance, scale, and execution are critical. Our team is talent-dense and high-performing. We value ownership, technical rigor, and speed, and we offer the opportunity to work on foundational problems with immediate, real-world impact.

If you’re looking to do high-impact work, move fast, and help define the infrastructure behind the future of AI - Upscale is where you can produce meaningful work at the frontier - and operate at a high standard.

About the Role

We are building a world-class SerDes engineering organization to enable next-generation, ultra-high-speed connectivity for AI data centers and high-performance computing.

We are seeking an exceptional technical leader to define the clocking architecture for next-generation SerDes, spanning ultra-low-jitter phase-locked loops (PLLs) and high-performance clock distribution networks.

This is a senior individual contributor role for a recognized expert in high-speed clocking technology who can drive architectural innovation, lead critical circuit development, and solve some of the most challenging jitter, coupling, and power-efficiency problems in advanced CMOS.

You will establish the clocking architecture and design methodology for our next-generation SerDes platform, working across analog, mixed-signal, digital, layout, and system teams to deliver exceptional timing performance in advanced process technologies at 5nm and below.

Responsibilities:

Clocking Architecture: Define and drive the end-to-end clocking architecture for next-generation SerDes, including PLLs, clock generation, multiphase clocking, clock distribution, and integration with transmitter and receiver subsystems.
Ultra-Low-Jitter PLL Design: Lead the architecture and development of ultra-low-jitter PLLs targeting less than 100 fs RMS integrated jitter in advanced CMOS technologies at 5nm and below, meeting stringent system-level timing and noise requirements.
PLL Architecture Innovation: Evaluate and develop hybrid, digital, and other advanced PLL architectures, making informed trade-offs among jitter, power, area, tuning range, robustness, and implementation complexity.
Multi-PLL Coupling Management: Develop architectural and circuit-level solutions to mitigate coupling among multiple PLLs and clock-generation blocks, including supply coupling, substrate noise, electromagnetic interactions, reference spurs, and clock-to-clock interference.
Power-Efficient Clock Distribution: Define and implement advanced clock distribution architectures, including resonant clocking techniques, to reduce clocking power while maintaining stringent jitter, skew, phase-noise, and timing requirements.
EM Analysis and Optimization: Use electromagnetic simulation and extraction tools to analyze and optimize inductors, resonant networks, clock distribution structures, coupling paths, and high-frequency interconnects.
Modeling and Verification: Develop SystemVerilog-based behavioral models, verification environments, and architectural models for PLLs and clocking subsystems to enable early system integration, design exploration, and verification of key performance requirements.
Cross-Functional Technical Leadership: Partner with SerDes TX, RX, ADC, digital, AMS layout, package, and silicon validation teams to optimize overall link performance and ensure clocking architecture decisions align with system requirements.
Silicon Execution and Correlation: Drive design reviews, implementation strategy, silicon characterization, jitter and phase-noise analysis, and simulation-to-silicon correlation.

Qualifications:

MS or PhD in Electrical Engineering or a related field, with extensive experience in high-performance analog and mixed-signal IC design.
Demonstrated success designing and delivering ultra-low-jitter PLLs (100 fs-class RMS integrated jitter) in advanced CMOS technologies at 5nm or below.
Deep expertise in PLL architecture and circuit design, including phase detectors or phase-frequency detectors, charge pumps where applicable, loop filters, oscillators, frequency dividers, and loop dynamics.
Strong understanding of phase noise, integrated jitter, reference spurs, loop stability, supply-induced jitter, and the impact of clock quality on high-speed SerDes performance.
Proven ability to define clocking architectures and translate stringent system-level jitter requirements into circuit-level specifications and implementation strategies.
Experience with clock distribution design and the management of coupling, skew, power integrity, and electromagnetic interactions.
Hands-on experience with electromagnetic simulation and extraction tools for analyzing high-frequency circuits and passive structures.
Experience developing SystemVerilog-based behavioral models and verification environments for PLLs or other mixed-signal clocking systems.
A strong track record of technical leadership, architectural decision-making, and successful silicon delivery.
Direct experience developing clocking solutions for 100G+ per-lane SerDes.
Experience with hybrid PLL architectures, digital PLLs, digitally assisted analog PLLs, or other advanced clock-generation techniques.
Demonstrated expertise in resonant clock distribution, including resonant network design, energy recovery, clock power optimization, and associated implementation trade-offs.
Experience managing interference among multiple high-performance PLLs operating within a shared die, including reference distribution, supply isolation, substrate coupling, and electromagnetic coupling.
Proficiency with tools such as Cadence EMX, Ansys HFSS, or equivalent electromagnetic solvers.
Experience with advanced-node physical implementation, custom layout, parasitic extraction, and silicon debug.
Recognized technical contributions through successful silicon products, patents, publications, or industry-leading clocking innovations.

Where you fall within that range depends on your experience, skills, and impact - we benchmark against internal levels to keep things fair and consistent.

Equal Opportunity

Upscale, Inc., is building a team that reflects a wide range of perspectives, backgrounds, and experiences. We’re proud to be an Equal Opportunity Employer and consider all qualified applicants regardless of race, color, religion, national origin, sex, sexual orientation, gender identity, disability, or veteran status.

Accessibility & Accommodations

We’re committed to making our hiring process accessible to everyone. If you need accommodations at any stage, just reach out to us at hiring@upscaleai.com - we’re happy to help. Note: This inbox is only for accommodation requests.

Apply About employer

More about this job

Skills

RMS
SystemVerilog
ICT system integration
Leadership
AMS
Electrical engineering
Decision making
Ansys

Report this job