Back to results

Closed listing

Senior ASIC Design Engineer

  • Dallas, TX, United States

$90 to $110 USD / hour · Contract

This opening has closed.

The original listing is kept below for reference.

Job details

Pay
$90 to $110 USD / hour
Job type
Contract
Closing date
Experience
Prefer 10+ years of industry hands-on RTL design experience, although would consider 5+ years for the right candidate.
Posting language
English
Posted

Similar jobs hiring now

Search current openings

Original job description

Archived listing. The details below describe a past opening.

job summary:

Seeking a Senior ASIC Design Engineer for a high growth defense and space contractor in the Dallas, TX area.

The Senior ASIC Design Engineer would be responsible for designing and implementing Verilog / System Verilog blocks for image processing SoC. Experience with SoC/CPU/GPU architecture, AXI interconnects, high-speed interfaces, and high bandwidth techniques is highly desired.

Full W-2 benefits offered! Apply now for immediate consideration!

location: Dallas, Texas job type: Contract salary: $90 - 110 per hour work hours: 8am to 5pm education: Bachelors

responsibilities:

  • Experience with SoC/CPU/GPU architecture, AXI interconnects, high-speed interfaces, and high bandwidth techniques.
  • Prefer 10+ years of industry hands-on RTL design experience, although would consider 5+ years for the right candidate.
  • Strong proficiency in Verilog / System Verilog.
  • Skilled with design verification and functional coverage methodologies, including UVM (universal verification methodology)

qualifications:

Experience with SoC/CPU/GPU architecture, AXI interconnects, high-speed interfaces, and high bandwidth techniques.

Prefer 10+ years of industry hands-on RTL design experience, although would consider 5+ years for the right candidate.

Strong proficiency in Verilog / System Verilog.

Skilled with design verification and functional coverage methodologies, including UVM (universal verification methodology)

skills:

ASIC Design,GPU architecture,System Verilog,Verilog,AXI,design experience,design verification,functional coverage

Equal Opportunity Employer: Race, Color, Religion, Sex, Sexual Orientation, Gender Identity, National Origin, Age, Genetic Information, Disability, Protected Veteran Status, or any other legally protected group status.

At Randstad, we welcome people of all abilities and want to ensure that our hiring and interview process meets the needs of all applicants. If you require a reasonable accommodation to make your application or interview experience a great one, please contact HRsupport@randstadusa.com.

Pay offered to a successful candidate will be based on several factors including the candidate's education, work experience, work location, specific job duties, certifications, etc. In addition, Randstad offers a comprehensive benefits package, including: medical, prescription, dental, vision, AD&D, and life insurance offerings, short-term disability, and a 401K plan (all benefits are based on eligibility).

This posting is open for thirty (30) days.

More about this job

Skills

  • Verilog
  • SystemVerilog
  • RTL

Report this job