SR/STAFF ENGINEER, FECOS CPIE YE

Req ID:

JR116680 SR/STAFF ENGINEER, FECOS CPIE YE

Our vision is to transform how the world uses information to enrich life for all.

Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.

Key Responsibilities

As a Yield Enhancement Engineer, you will drive strategic yield improvement initiatives across Micron's advanced memory portfolio, including DRAM, NAND, and HBM technologies. You will collaborate globally to optimize manufacturing performance, accelerate business outcomes, and advance engineering excellence through data-driven methodologies and AI-enabled solutions!

In this role, you will:

• Lead strategic yield improvement programs across DRAM, NAND, and HBM technologies by converting complex manufacturing and product challenges into scalable, actionable solutions.
• Drive cross-fab yield benchmarking, performance analysis, and predictive modeling to identify improvement opportunities, establish performance targets, and accelerate yield optimization across global manufacturing sites.
• Define, deploy, and sustain Yield Improvement (YE) Best Known Methods (BKMs) globally, enabling standardization, information exchange, and engineering excellence throughout Micron's manufacturing network.
• Champion the digital transformation of Yield Management Systems (YMS) and Yield Enhancement workflows through automation, artificial intelligence, machine learning, and advanced analytics in partnership with Fab, SMAI, and multi-functional stakeholders.
• Provide technical leadership and influence across Yield Enhancement (YE), Process Integration Engineering (PIE), Process Engineering (PE), Global Quality (GQ), Technology Development (TD), and Manufacturing teams to drive alignment and execution of strategic yield objectives.
• Advance yield analytics, engineering methodologies, and system capabilities to achieve best-in-class manufacturing performance and operational excellence.
• Identify and implement innovative technologies, AI-enabled solutions, and data-driven approaches that improve engineering effectiveness, productivity, and decision-making.

Minimum Qualifications

• Bachelor's degree in Electrical Engineering, Chemical Engineering, Materials Science, Physics, Computer Engineering, or a related technical field, or equivalent industry experience.
• 3+ years of experience in Yield Enhancement, Process Integration Engineering, Semiconductor Manufacturing, Device Engineering, or related semiconductor teams.
• Strong understanding of semiconductor manufacturing processes, product integration, and interactions across wafer fabrication, probe, assembly, test, and reliability.
• Experience using statistical analysis and data analytics tools such as Yield3, JMP, Python, SQL, or equivalent platforms to solve complex manufacturing challenges.
• Proven experience applying structured problem-solving methodologies, root cause analysis, and Model-Based Problem Solving (MBPS) techniques.
• Strong written and verbal communication skills with the ability to present technical concepts to diverse audiences.

Preferred Qualifications

• Master's or PhD in Electrical Engineering, Materials Science, Chemical Engineering, Physics, Data Science, or a related technical team.
• Experience applying artificial intelligence (AI), machine learning (ML), automation, or advanced analytics within semiconductor manufacturing environments.
• Knowledge of yield management methodologies for advanced memory technologies, including DRAM, NAND, and HBM.
• Experience developing AI-enabled workflows, automation solutions, or productivity tools to improve day-to-day engineering operations.
• Demonstrated ability to lead large-scale, cross-site initiatives that drive measurable business impact.
• Growth mindset with a passion for continuous learning, innovation, and adoption of emerging technologies.
• Willingness to travel domestically and internationally based on business needs.

Job Profile(s):

FAB Engineer 3 - FAB Engineer 4

Relocation Level: TBD

Before Getting Started Please review Micron’s Internal Job Application Policy on your regional PeopleNow Career Opportunities page before searching and applying for jobs. Note in particular that:

• Hiring managers may view your performance appraisals, original resume, transcripts or other performance-related documentation in your personal file. This information will be held in confidence.
• If you are selected to interview for a position, you must notify your direct supervisor before participating in the interview process.

As a world leader in the semiconductor industry, Micron is dedicated to your personal wellbeing and professional growth. Micron benefits are designed to help you stay well, provide peace of mind and help you prepare for the future. We offer a choice of medical, dental and vision plans in all locations enabling team members to select the plans that best meet their family healthcare needs and budget. Micron also provides benefit programs that help protect your income if you are unable to work due to illness or injury, and paid family leave. Additionally, Micron benefits include a robust paid time-off program and paid holidays. For additional information regarding the Benefit programs available, please see the Benefits Guide posted on Benefits | Micron Technology, Inc

Micron is proud to be an equal opportunity workplace and is an affirmative action employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, age, national origin, citizenship status, disability, protected veteran status, gender identity or any other factor protected by applicable federal, state, or local laws.

To learn about your right to work click here.

For US Sites Only: To request assistance with the application process and/or for reasonable accommodations, please contact Micron’s People Organization at hrsupport_na@micron.com or 1-800-336-8918 (select option #3)