Jobs in the United States

25+ jobs

Save this search

Added 4 mins ago
Principal Engineer, Quantum Software Development
Cisco
San Jose, CA
As a Principal Software Engineer and hands-on technical leader, you will guide a team of engineers while actively contributing to the architecture and development of quantum software and…
Added 10 mins ago
O
Civil Engineer II - City
OKC
Oklahoma City, OK
- $39.52 to $60.39 USD / hour
This position may be underfilled as a Civil Engineer I with a pay range of 516 - $35.81 - $54.80 hourly, or as an Engineer Intern with a pay range of 514 - $32.49 - $49.66.
Added 10 mins ago
SO
Transportation Engineering Associate II (61034096)
State of South Carolina
North Charleston, SC
- $70,304 to $105,978 USD / year
…projects for compliance with approved plans. Assists Project Engineer on major projects with training and coordination of inspectors. Performs project inspection duties on projects of…
Added 15 mins ago
Clinical Specialist, Pain Interventions - Bozeman / Missoula / Helena, MT
Medtronic
Bozeman, MT
Added 15 mins ago
Applications Engineer II IS - Lab Applications - Remote
Providence St. Joseph Health
Billings, MT
The Application Engineer II is responsible for design, configuration, testing, implementation, and ongoing support of moderately complex applications and services. This role operates with…
Added 15 mins ago
C
Senior QA Automation Engineer - Playwright & Selenium
Cognizant
Helena, MT
- $50,000 to $92,500 USD / year
We are seeking a Senior QA Automation Engineer - Playwright & Selenium to join our Quality Engineering team supporting critical financial applications. The ideal candidate will have strong…
Added 15 mins ago
C
Lead Data Engineer-Snowflake
Cognizant
Helena, MT
- $115,000 to $135,000 USD / year
As a Lead Data Engineer – Snowflake , you will make an impact by designing and delivering scalable, high-performance data solutions that enable critical business insights and operational…
Added 20 mins ago
Software Engineer II (Backend)
Jobgether
Remote, United States
This position is listed on behalf of a partner company, who manages all applications and next steps. Our partner is looking for a Software Engineer II (Backend) based in United States .
Added 24 mins ago
Computer Vision Engineer II
California Institute Of Technology Jet Propulsion Laboratory
United States
Wanted: Computer Vision (CV) Engineer to join the Navigation and Mapping group in the Guidance and Control Section.
Added 24 mins ago
Staff Software Engineer
BitSight Technologies
Boston, MA
We are seeking a highly experienced and collaborative Staff Software Engineer to join one of our diverse, multicultural Engineering teams. Your mission will be to deliver robust,…
Added 36 mins ago
Software Development Engineer - Distributed Services, Hadrian
Amazon.com Services LLC
Seattle, WA
…shopping experience. We are looking for a Software Development Engineer (SDE) to shape that…
Added 52 mins ago
Senior Staff Software Engineer - Builder Platform
Jobgether
Remote, United States
This position is listed on behalf of a partner company, who manages all applications and next steps. Our partner is looking for a Senior Staff Software Engineer – Builder Platform based in…
Added 52 mins ago
J
Project Engineer - Dams, Hydraulics & Water Resources
Jobgether
Remote, United States
- $95,000 to $150,000 USD / year
This position is listed on behalf of a partner company, who manages all applications and next steps. Our partner is looking for a Project Engineer - Dams, Hydraulics & Water Resources based…
Added 54 mins ago
Guidance and Control Systems Engineer II
California Institute Of Technology Jet Propulsion Laboratory
United States
As a Guidance and Control System Engineer in the Guidance, and Control Systems Engineering Group, you will be working for JPL’s Guidance and Control Section. We do system engineering,…
Added 1 hour ago
T
Analytics Engineer
TEKsystems
Scottsdale, AZ
- $55 to $73 USD / hour
Seeking an experienced Analytics Engineer to build data models, semantic layers, and data marts that make SAP financial and operational data accessible through Snowflake.
Added 1 hour ago
Production Technician I / Operator (Day Shift)
AbbVie
Tempe, AZ
Strong technical aptitude. The ability to troubleshoot and communicate issues to the appropriate operations engineer and mechanical teams.
Added 1 hour ago
Prin Mechanical Engineer (SRM - Thermal Analyst)
Jobgether
Remote, United States
This position is listed on behalf of a partner company, who manages all applications and next steps. Our partner is looking for a Principal Mechanical Engineer (SRM – Thermal Analyst) based…
Added 1 hour ago
J
Enterprise Solution Architect
Jobgether
Remote, United States
- $210,000 to $250,000 USD / year
This position is listed on behalf of a partner company, who manages all applications and next steps. Our partner is looking for an Enterprise Solution Architect based in the United States…
Added 1 hour ago
Electrical Engineer III
TRC Companies, Inc.
Boston, MA
Professional Engineer registration strongly preferred.
Added 1 hour ago
O
Platform Software Engineer 2
Oracle
Nashville, TN
- $81,000 to $166,100 USD / year
1. Medical, dental, and vision insurance, including expert medical opinion
Added 1 hour ago
Network Site Reliability Engineer
NVIDIA USA
CA
The Enterprise Network Support and SRE team is looking to add a seasoned Technical SRE lead to help actualize the SRE vision for our network infrastructure. We are looking for an engineer…
Added 1 hour ago
SCADA Engineer I
Panasonic
Sparks, NV
Do you want to join a team that's changing the world? Do you have a strong background as a SCADA Engineer I? Then we're looking for you! Check out the job description and apply now! Put…
Added 1 hour ago
M
Product Manager 2 - CoreAI
Microsoft
WA · Redmond, WA · Redmond
- $102,100 to $219,200 USD / year
…Visual Studio and Copilot teams to drive a unified product vision that helps developers move faster while maintaining quality, control, and…
Added 1 hour ago
Software Engineer I
Frontgrade
Colorado Springs, CO
The Software Engineer I participates in new and existing software developments. The role involves collaborating cross functionally to elicit requirements, design, build, test, deploy, and…
Added 1 hour ago
J
Senior Software Development Engineer in Test (SDET)
Jobgether
Remote, United States
- $70,000 to $80,000 USD / year
This position is listed on behalf of a partner company, who manages all applications and next steps. Our partner is looking for a Senior Software Development Engineer in Test (SDET) based…

Closed listing

SoC Physical Design Engineer

Austin, TX, United States

This opening has closed.

The original listing is kept below for reference.

Find open jobs More jobs with this employer

About employer

Job details

Experience: 8+ years of experience in SoC or ASIC physical design
Posting language: English
Posted: Nov 3, 2026

Similar jobs hiring now

Search current openings

Original job description

Archived listing. The details below describe a past opening.

Summary:

Meta’s mission is to give people the power to build community and bring the world closer together. Our global teams are constantly iterating, solving problems, and working together to empower people around the world to build community and connect in meaningful ways. Together, we can help people build stronger communities. We are just getting started.Reality Labs focuses on delivering Meta’s vision through creating advanced AI enabled wearables. The compute performance and power efficiency requirements of wearables require custom silicon. Reality Labs Silicon team is driving the state-of-the-art forward with breakthrough work in AI, augmented reality, computer vision, machine learning, graphics, displays, and sensors. Our chips will enable wearable devices where our real and virtual world will mix and match throughout the day. We believe the only way to achieve our goals is to look at the entire stack, from transistors, through architecture, firmware, and algorithms. As a Physical Design Engineer, you will collaborate closely with System-on-Chip (SoC) architects, front-end and back-end hardware designers, and power/performance teams to drive the physical implementation of IP, subsystems, and the chip top-level in advanced technology nodes. You will be responsible for developing custom methodologies across the physical design cycle – including floorplanning, physical synthesis, placement, clock-tree synthesis, routing, and static timing analysis – to optimize the power, performance, and area of the design while ensuring overall convergence. You will have the opportunity to bring cutting-edge technologies into a high-volume consumer product.

Required Skills:

SoC Physical Design Engineer Responsibilities:

Lead physical implementation, from floorplanning through tapeout, including physically-aware, ultra-low-power logic synthesis, place-and-route, static timing analysis, and EM/IR, at all levels of the SoC hierarchy
Define physical design methodology and flows to realize power and timing intent, and in doing so, meet milliwatt-level always-on power budgets in a wearable form factor, where thermal limits demand perf/mW compute efficiency
Identify and resolve physical implementation bottlenecks related to congestion, timing, and power
then develop automation and AI-assisted flows to improve throughput and QoR
Collaborate with RTL designers to provide implementation feedback that shapes the microarchitecture towards power- and area-efficient timing closure
Work closely with package engineers to ensure the floorplan, clock tree, and power plan meet the product-level power delivery, signal integrity, thermal, and routability requirements
Partner with design verification and DFx teams to ensure physical implementation supports gate-level functional correctness and meets debug and testability requirements
Drive EDA vendor engagement, tool evaluations, and flow improvements

Minimum Qualifications:

Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience
Bachelor’s degree in Electrical Engineering, Computer Engineering, relevant technical field, or equivalent practical experience
8+ years of experience in SoC or ASIC physical design
Hands-on RTL-to-GDSII experience in 3nm or below, including floorplanning, physical synthesis, placement, clock tree synthesis, routing, static timing analysis, and signoff
Experience with low-power implementation techniques, including power gating, voltage areas/islands, UPF, and DVFS
Experience with static timing analysis, including defining timing constraints, exceptions, and PVT corners/modes for functional and DFT signoff, and accounting for OCV/POCV and crosstalk effects
Experience working with EDA tools such as Fusion Compiler/Genus, ICC2/Innovus, PrimeTime/Tempus, RedHawk/Voltus, or equivalent
Proficiency in scripting (TCL, Python, or Perl) and reading Verilog netlists/RTL
Experience collaborating across RTL, DV, DFx, package, and vendor teams

Preferred Qualifications:

Ownership of block-level and/or full-chip power grid planning: dedicated macro supplies, power-switch chaining, MiM/decoupling caps, and EM/IR closure
Track record of defining signoff criteria and leading tapeout execution
Tapeout experience at 3nm or below
Experience adhering to and implementing responsible, ethical AI practices (e.g. risk assessment, bias mitigation, quality and accuracy reviews)
Experience applying ML-driven implementation (e.g. DSO.ai/Cerebrus) or LLM agents to flow debugging/QoR with measurable impact
Demonstrated ongoing AI skill development (e.g. prompt/context engineering, agent orchestration) and staying current with emerging AI technologies
Background in physically-aware synthesis of ultra-low-power designs, including custom recipes and app options, low-voltage PPA exploration, and UPF authoring
Management of the die area budget, including full-chip partitioning, beachfront allocations, channel planning, and pipeline/feedthrough insertion
Facility with advanced clock-tree synthesis, such as multi-source / H-tree, at block- and/or chip-level, including clock power reduction and hierarchical techniques
Experience leading chip-level timing closure across multi-corner/multi-mode scenarios, authoring I/O timing constraints, parsing flat timing reports, and implementing timing ECOs
Experience with 3D-IC structures (e.g., TSVs), EDA tools, and signoff methodologies
Master’s or PhD degree in Electrical Engineering, Computer Engineering, or equivalent area

Public Compensation:

$178,000/year to $250,000/year + bonus + equity + benefits

Industry: Internet

Equal Opportunity:

Meta is proud to be an Equal Employment Opportunity and Affirmative Action employer. We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, or related medical conditions), sexual orientation, gender, gender identity, gender expression, transgender status, sexual stereotypes, age, status as a protected veteran, status as an individual with a disability, or other applicable legally protected characteristics. We also consider qualified applicants with criminal histories, consistent with applicable federal, state and local law. Meta participates in the E-Verify program in certain locations, as required by law. Please note that Meta may leverage artificial intelligence and machine learning technologies in connection with applications for employment.

Meta is committed to providing reasonable accommodations for candidates with disabilities in our recruiting process. If you need any assistance or accommodations due to a disability, please let us know at accommodations-ext@meta.com.

About employer

More about this job

Skills

Place-and-route
RTL
EDA
Computer science
Computer engineering
Electrical engineering
DFT
Python
Perl
Verilog
Hazard assessment
ML
Debugging

Report this job