Jobs in the United States

25+ jobs

Save this search

Added just now
Group Vice President of Customer Success
Connectbase
Westborough, MA
Design customer segmentation, coverage, capacity and escalation models based on value potential, complexity, risk and cost to serve. Combine executive engagement with digital programs,…
Added 16 mins ago
Guidance and Control Systems Engineer II
California Institute Of Technology Jet Propulsion Laboratory
United States
As a Guidance and Control System Engineer in the Guidance, and Control Systems Engineering Group, you will be working for JPL’s Guidance and Control Section. We do system engineering,…
Added 17 mins ago
TT
Full Stack Engineer
True Talent Solutions Partners
San Francisco, CA
- $230,000 to $300,000 USD / year
- Build product experiences for agent investigations, evaluations, trajectory debugging, verification, and replay.
Added 25 mins ago
Industrial Manufacturing Engineer
North American Stamping Group
Portland, TN
Process design, improvement and or verification experience
Added 25 mins ago
Automotive Mfg Quality Engineer
North American Stamping Group
Portland, TN
The Quality Engineer reports to the Quality Manager or designate. This position is responsible for customer satisfaction and acts as liaison between the customer and NASG. Responsible for…
Added 29 mins ago
2026 Associate Electrical Engineer/ Electrical Engineer - Chandler AZ
Northrop Grumman
Chandler, AZ
Northrop Grumman Space Systems is searching for an Electrical Engineer to be part of our Integration and Test team in Launch Vehicles, at our Chandler, AZ facility. This position will be…
Added 33 mins ago
IC
Physical Design Clocking Engineer
Intel Corporation
CA
- $105,650 to $149,150 USD / year
As a Physical Design Engineer, you will play a critical role in the implementation of custom IP and SoC designs, transforming RTL to GDS to produce design databases ready for manufacturing.…
Added 45 mins ago
O
Platform Software Engineer 2
Oracle
Nashville, TN
- $81,000 to $166,100 USD / year
Software Development and Coding - Design, Testing, and Optimization:
Added 1 hour ago
Lead Specialist, AI Scientist
Pearson
Remote, United States
We are seeking a Lead Specialist, Applied AI Systems Engineer, to design, build, and continuously improve the intelligent systems that support Pearson’s work developing the next generation…
Added 1 hour ago
Product Development Engineer
Altera Corporation
San Jose, CA
Collaborate with RTL design and verification teams to ensure testability features are embedded efficiently.
Added 1 hour ago
J
Senior Software Development Engineer in Test (SDET)
Jobgether
Remote, United States
- $70,000 to $80,000 USD / year
We are seeking a highly skilled Senior Software Development Engineer in Test to strengthen software quality and reliability across a complex healthcare technology platform. In this role,…
Added 1 hour ago
AC
Senior Silicon Systems Engineer
Atom Computing
Austin, TX · Boulder, CO
- $140,000 to $160,000 USD / year
We are seeking a Senior Silicon Systems Engineer to bridge the gap between custom silicon and highly complex hardware integration within Atom’s research and product development programs.…
Added 1 hour ago
ZT Engineer, Lead
BOOZ, ALLEN & HAMILTON, INC.
Honolulu, HI
…expertise, strategic planning, and hands-on implementation to design and maintain secure network architectures across complex…
Added 1 hour ago
M
Sr. Software Engineer
Microsoft
WA · VA · GA · Redmond, WA · Reston, VA · Atlanta, GA · Redmond · Reston · Atlanta
- $119,800 to $261,000 USD / year
Drives identification of dependencies and the development of design documents.
Added 1 hour ago
M
Data Center Critical Environment Mechanical Engineer
Microsoft
IL · Chicago, IL · Chicago
- $102,100 to $219,200 USD / year
…powers our cloud services. As a CO+I Data Center Mechanical Engineer, you will perform a key role in delivering the core infrastructure and foundational technologies for Microsoft's online…
Added 1 hour ago
Spirit Defense - Mid-Level Research and Development Engineer
Spirit AeroSystems
Wichita, KS
Advance technology and manufacturing readiness levels; Develop concepts through initial configuration, prototyping, risk reduction, verification, and validation.
Added 1 hour ago
EU
Entry Level Medical Device Hardware Test Engineer
Experis USA
Saint Paul, MN
- $30 USD / hour
Our client, a medical device technology organization, is seeking an Entry Level Medical Device Hardware Test Engineer to join their team. As an Entry Level Medical Device Hardware Test…
Added 1 hour ago
Physical Design Engineer
Inabia Software & Consulting Inc.
San Jose, CA
7+ years of hands-on experience in physical design and implementation, encompassing synthesis, PnR, timing convergence and physical verification.
Added 1 hour ago
Design Verification Engineer
Inabia Software & Consulting Inc.
San Jose, CA
We are seeking Design Verification Engineer with exposure on Developing and maintaining UVM/SystemVerilog testbenches for high-performance IPs (compute arrays, DMAs, NoCs, memory subsystems)
Added 1 hour ago
PN
Research Engineer II - Building Energy Analysis
Pacific Northwest National Laboratory
UNAVAILABLE · Richland, WA · Seattle, WA · Portland, OR
- $89,300 USD / year
This position is in the Building Simulation and Design Group (BS&DG) within PNNL’s Electricity Infrastructure and Buildings Division. BS&DG conducts modeling and analysis to evaluate the…
Added 2 hours ago
Systems Engineer II
California Institute Of Technology Jet Propulsion Laboratory
United States
We are seeking a highly motivated and inquisitive Systems Engineer II to join the Project Verification and Validation Group, reporting administratively to the Technical Group Supervisor and…
Added 2 hours ago
S
RF & Test Engineer - Aerospace
Saint-Gobain
RAVENNA, OH
- $92,000 to $142,000 USD / year
Join our Aerospace team where engineering excellence meets customer impact. As our RF & Test Engineer in Ravenna, OH , you will be the primary subject matter expert for all RF design,…
Added 2 hours ago
Senior Mechanical Engineer
Onto Innovation Inc-US
United States
Onto Innovation is seeking a Senior Mechanical Engineer to design, analyze, integrate, and support mechanical systems for advanced semiconductor inspection and metrology products. This…
Added 2 hours ago
Senior Electrical Engineer
Onto Innovation Inc-US
United States
Onto Innovation is seeking a Senior Electrical Engineer to design, integrate, troubleshoot, and support electrical systems for advanced semiconductor inspection and metrology products. This…
Added 2 hours ago
Dataiku Platform Engineer
Insight Global
Cincinnati, OH
We are seeking a Senior Dataiku Platform Engineer to lead the engineering, automation, governance, and enterprise integration of our Dataiku DSS platform within our modern data ecosystem,…

Closed listing

SoC Physical Design Engineer

Austin, TX, United States

This opening has closed.

The original listing is kept below for reference.

Find open jobs More jobs with this employer

About employer

Job details

Experience: 8+ years of experience in SoC or ASIC physical design
Posting language: English
Posted: Nov 3, 2026

Similar jobs hiring now

Search current openings

Original job description

Archived listing. The details below describe a past opening.

Summary:

Meta’s mission is to give people the power to build community and bring the world closer together. Our global teams are constantly iterating, solving problems, and working together to empower people around the world to build community and connect in meaningful ways. Together, we can help people build stronger communities. We are just getting started.Reality Labs focuses on delivering Meta’s vision through creating advanced AI enabled wearables. The compute performance and power efficiency requirements of wearables require custom silicon. Reality Labs Silicon team is driving the state-of-the-art forward with breakthrough work in AI, augmented reality, computer vision, machine learning, graphics, displays, and sensors. Our chips will enable wearable devices where our real and virtual world will mix and match throughout the day. We believe the only way to achieve our goals is to look at the entire stack, from transistors, through architecture, firmware, and algorithms. As a Physical Design Engineer, you will collaborate closely with System-on-Chip (SoC) architects, front-end and back-end hardware designers, and power/performance teams to drive the physical implementation of IP, subsystems, and the chip top-level in advanced technology nodes. You will be responsible for developing custom methodologies across the physical design cycle – including floorplanning, physical synthesis, placement, clock-tree synthesis, routing, and static timing analysis – to optimize the power, performance, and area of the design while ensuring overall convergence. You will have the opportunity to bring cutting-edge technologies into a high-volume consumer product.

Required Skills:

SoC Physical Design Engineer Responsibilities:

Lead physical implementation, from floorplanning through tapeout, including physically-aware, ultra-low-power logic synthesis, place-and-route, static timing analysis, and EM/IR, at all levels of the SoC hierarchy
Define physical design methodology and flows to realize power and timing intent, and in doing so, meet milliwatt-level always-on power budgets in a wearable form factor, where thermal limits demand perf/mW compute efficiency
Identify and resolve physical implementation bottlenecks related to congestion, timing, and power
then develop automation and AI-assisted flows to improve throughput and QoR
Collaborate with RTL designers to provide implementation feedback that shapes the microarchitecture towards power- and area-efficient timing closure
Work closely with package engineers to ensure the floorplan, clock tree, and power plan meet the product-level power delivery, signal integrity, thermal, and routability requirements
Partner with design verification and DFx teams to ensure physical implementation supports gate-level functional correctness and meets debug and testability requirements
Drive EDA vendor engagement, tool evaluations, and flow improvements

Minimum Qualifications:

Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience
Bachelor’s degree in Electrical Engineering, Computer Engineering, relevant technical field, or equivalent practical experience
8+ years of experience in SoC or ASIC physical design
Hands-on RTL-to-GDSII experience in 3nm or below, including floorplanning, physical synthesis, placement, clock tree synthesis, routing, static timing analysis, and signoff
Experience with low-power implementation techniques, including power gating, voltage areas/islands, UPF, and DVFS
Experience with static timing analysis, including defining timing constraints, exceptions, and PVT corners/modes for functional and DFT signoff, and accounting for OCV/POCV and crosstalk effects
Experience working with EDA tools such as Fusion Compiler/Genus, ICC2/Innovus, PrimeTime/Tempus, RedHawk/Voltus, or equivalent
Proficiency in scripting (TCL, Python, or Perl) and reading Verilog netlists/RTL
Experience collaborating across RTL, DV, DFx, package, and vendor teams

Preferred Qualifications:

Ownership of block-level and/or full-chip power grid planning: dedicated macro supplies, power-switch chaining, MiM/decoupling caps, and EM/IR closure
Track record of defining signoff criteria and leading tapeout execution
Tapeout experience at 3nm or below
Experience adhering to and implementing responsible, ethical AI practices (e.g. risk assessment, bias mitigation, quality and accuracy reviews)
Experience applying ML-driven implementation (e.g. DSO.ai/Cerebrus) or LLM agents to flow debugging/QoR with measurable impact
Demonstrated ongoing AI skill development (e.g. prompt/context engineering, agent orchestration) and staying current with emerging AI technologies
Background in physically-aware synthesis of ultra-low-power designs, including custom recipes and app options, low-voltage PPA exploration, and UPF authoring
Management of the die area budget, including full-chip partitioning, beachfront allocations, channel planning, and pipeline/feedthrough insertion
Facility with advanced clock-tree synthesis, such as multi-source / H-tree, at block- and/or chip-level, including clock power reduction and hierarchical techniques
Experience leading chip-level timing closure across multi-corner/multi-mode scenarios, authoring I/O timing constraints, parsing flat timing reports, and implementing timing ECOs
Experience with 3D-IC structures (e.g., TSVs), EDA tools, and signoff methodologies
Master’s or PhD degree in Electrical Engineering, Computer Engineering, or equivalent area

Public Compensation:

$178,000/year to $250,000/year + bonus + equity + benefits

Industry: Internet

Equal Opportunity:

Meta is proud to be an Equal Employment Opportunity and Affirmative Action employer. We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, or related medical conditions), sexual orientation, gender, gender identity, gender expression, transgender status, sexual stereotypes, age, status as a protected veteran, status as an individual with a disability, or other applicable legally protected characteristics. We also consider qualified applicants with criminal histories, consistent with applicable federal, state and local law. Meta participates in the E-Verify program in certain locations, as required by law. Please note that Meta may leverage artificial intelligence and machine learning technologies in connection with applications for employment.

Meta is committed to providing reasonable accommodations for candidates with disabilities in our recruiting process. If you need any assistance or accommodations due to a disability, please let us know at accommodations-ext@meta.com.

About employer

More about this job

Skills

Place-and-route
RTL
EDA
Computer science
Computer engineering
Electrical engineering
DFT
Python
Perl
Verilog
Hazard assessment
ML
Debugging

Report this job