Jobs in the United States

25+ jobs

Save this search

Added just now
Senior Platform Service Software Engineer
NVIDIA USA
CA
NVIDIA has been transforming computer graphics, PC gaming, and accelerated computing for more than 25 years. It’s a unique legacy of innovation that’s fueled by great technology - and…
Added 2 mins ago
SDE II - Embedded, Device Software Team
Amazon.com Services LLC
Hawthorne, CA
…devices is what makes that possible. As a Software Development Engineer II on the Ring team, you will define, build, and support the system design, architecture, and embedded software that…
Added 4 mins ago
Distinguished, Software Engineer
Walmart Inc.
United States
…Tech, you will play a pivotal role in defining the technical vision and architecture for some of the most critical experiences in the customer purchase journey. You will provide technical…
Added 10 mins ago
Staff Technical Program Manager, Firmware Lifecycle and Release Management
Crusoe
Seattle, WA
We’re looking for an engineer-rooted TPM who is comfortable in the white space between teams and who earns trust with engineers and vendors through technical depth and execution rigor.…
Added 16 mins ago
Staff Backend Engineer, Moderation Enforcement
Reddit
Remote, United States
We’re looking for a Staff Backend Engineer, who has interest in using applied ML to improve our automated detection and applying appropriate enforcement. We are looking for an engineer who…
Added 19 mins ago
High-Speed -Hardware Design Engineer
Capgemini
Santa Clara, CA, CA
We are seeking a highly skilled High-Speed Hardware Design Engineer to join our team developing next-generation Electronic Control Units (ECUs) for Electric Vehicles (EVs). In this role,…
Added 27 mins ago
Engineer I
COV Covidien LP
Plymouth, MN
The Engineer I will support New Product Development within Medtronic’s R&D team in the Peripheral Vascular Health (PVH) Operating Unit. This role supports all phases of product development,…
Added 28 mins ago
Senior Machine Learning Engineer, Relevance
Airbnb
United States
…optimization) and domains (eg. natural language processing, computer vision, personalization, search and recommendation, marketplace optimization, anomaly…
Added 28 mins ago
Sr. Developer
HEALTHSTREAM INC
Remote, United States
Our shared vision is to enhance the quality of healthcare by empowering the people who deliver care – a commitment we have upheld for over 30 years through providing innovative solutions…
Added 29 mins ago
Associate Business Intelligence Engineer
Ventura Foods
Irvine, CA
The Associate BI Engineer supports the development, maintenance, and enhancement of business intelligence solutions, including reports, dashboards, semantic models, and data assets that…
Added 31 mins ago
T
Technical Support Engineer (Dedrone)
TEKsystems
Mesa, AZ
- $27 to $29 USD / hour
…support,linux,commands,troubleshootingAdditional Skills & Qualifications Bachelors degree in computer science or a related field, or 5+ years relevant work experience preferred Previous…
Added 31 mins ago
T
Linux Infrastructure Engineer
TEKsystems
Irving, TX
- $60 to $75 USD / hour
…Qualifications1. Bachelor's degree in a field related to IT, computer science, or telecommunications. (Relevant years of experience will suffice as well)2. Juniper Engineer level…
Added 32 mins ago
Associate Manufacturing Test Engineer (2nd shift)
Automated Logic Corporation
Kennesaw, GA
The Associate Manufacturing Test Engineer will create the roadmap for the entire production test environment and develop implementation strategies. The primary roles and responsibilities of…
Added 32 mins ago
AL
Field Engineer - Automated Logic
Automated Logic Contracting Sv
Waukesha, WI
- $53,000 to $106,000 USD / year
At Automated Logic, a Carrier Company, we provide a work home for those ready to lead in the field. As a Field Engineer, you deliver durable solutions by applying sound technical judgment…
Added 35 mins ago
Staff Full-stack Engineer - Shopping (Remote-eligible)
Capital One
Montpelier, VT
As a Staff Engineer at Capital One, you will be part of a community of technical experts working to define the future of banking in the cloud. You will work alongside our talented team of…
Added 35 mins ago
NCUVO Senior Scientific Software Engineer
University of Vermont
Burlington, VT
Added 37 mins ago
Staff Systems Engineer, Strategic Defense
Anduril Industries
Colorado Springs, CO · Huntsville, AL · Washington, DC
…Anduril is committed to bringing cutting-edge autonomy, AI, computer vision, sensor fusion, and networking technology to the military in months, not…
Added 37 mins ago
Senior Hardware Engineer, Core Technology
Anduril Industries
Costa Mesa, CA
…Anduril is committed to bringing cutting-edge autonomy, AI, computer vision, sensor fusion, and networking technology to the military in months, not…
Added 37 mins ago
Hardware Engineer, Core Technology
Anduril Industries
Costa Mesa, CA
…Anduril is committed to bringing cutting-edge autonomy, AI, computer vision, sensor fusion, and networking technology to the military in months, not…
Added 39 mins ago
TT
Founding ML Research Engineer
True Talent Solutions Partners
San Francisco, CA
- $180,000 to $230,000 USD / year
Join an early-stage industrial AI startup as a founding engineer building the multimodal AI system for wearable assistants used in field operations. You will own key parts of the production…
Added 40 mins ago
Associate AI Research Engineer
The Mitre Corporation
McLean, VA · Bedford, MA
Project experience in one or more of the following technical areas: agentic AI, deep reinforcement learning, computer vision, generative AI
Added 1 hour ago
Senior Software Engineer, AI
Anduril Industries
Costa Mesa, CA
…Anduril is committed to bringing cutting-edge autonomy, AI, computer vision, sensor fusion, and networking technology to the military in months, not…
Added 1 hour ago
Flight Test Engineer
Anduril Industries
Costa Mesa, CA
…Anduril is committed to bringing cutting-edge autonomy, AI, computer vision, sensor fusion, and networking technology to the military in months, not…
Added 1 hour ago
Senior Forward Deployed Engineer, AWS Forward Deployed Engineering
Amazon Web Services, Inc.
Boston, MA · Arlington, VA · Seattle, WA · New York, NY · East Palo Alto, CA
A Forward Deployed Engineer (FDE) embeds directly inside a strategic enterprise customer to design, build, deploy, and run AI-powered production systems alongside the customer's engineering…
Added 1 hour ago
Engineering Manager, DevOps - Moveworks
ServiceNow
Mountain View, CA
It all started when engineer Fred Luddy wrote code that automated a tedious task for his coworker, Phyllis. She cried tears of joy. That moment inspired Fred to build a company that could…

Closed listing

SoC Physical Design Engineer

Austin, TX, United States

This opening has closed.

The original listing is kept below for reference.

Find open jobs More jobs with this employer

About employer

Job details

Experience: 8+ years of experience in SoC or ASIC physical design
Posting language: English
Posted: Nov 3, 2026

Similar jobs hiring now

Search current openings

Original job description

Archived listing. The details below describe a past opening.

Summary:

Meta’s mission is to give people the power to build community and bring the world closer together. Our global teams are constantly iterating, solving problems, and working together to empower people around the world to build community and connect in meaningful ways. Together, we can help people build stronger communities. We are just getting started.Reality Labs focuses on delivering Meta’s vision through creating advanced AI enabled wearables. The compute performance and power efficiency requirements of wearables require custom silicon. Reality Labs Silicon team is driving the state-of-the-art forward with breakthrough work in AI, augmented reality, computer vision, machine learning, graphics, displays, and sensors. Our chips will enable wearable devices where our real and virtual world will mix and match throughout the day. We believe the only way to achieve our goals is to look at the entire stack, from transistors, through architecture, firmware, and algorithms. As a Physical Design Engineer, you will collaborate closely with System-on-Chip (SoC) architects, front-end and back-end hardware designers, and power/performance teams to drive the physical implementation of IP, subsystems, and the chip top-level in advanced technology nodes. You will be responsible for developing custom methodologies across the physical design cycle – including floorplanning, physical synthesis, placement, clock-tree synthesis, routing, and static timing analysis – to optimize the power, performance, and area of the design while ensuring overall convergence. You will have the opportunity to bring cutting-edge technologies into a high-volume consumer product.

Required Skills:

SoC Physical Design Engineer Responsibilities:

Lead physical implementation, from floorplanning through tapeout, including physically-aware, ultra-low-power logic synthesis, place-and-route, static timing analysis, and EM/IR, at all levels of the SoC hierarchy
Define physical design methodology and flows to realize power and timing intent, and in doing so, meet milliwatt-level always-on power budgets in a wearable form factor, where thermal limits demand perf/mW compute efficiency
Identify and resolve physical implementation bottlenecks related to congestion, timing, and power
then develop automation and AI-assisted flows to improve throughput and QoR
Collaborate with RTL designers to provide implementation feedback that shapes the microarchitecture towards power- and area-efficient timing closure
Work closely with package engineers to ensure the floorplan, clock tree, and power plan meet the product-level power delivery, signal integrity, thermal, and routability requirements
Partner with design verification and DFx teams to ensure physical implementation supports gate-level functional correctness and meets debug and testability requirements
Drive EDA vendor engagement, tool evaluations, and flow improvements

Minimum Qualifications:

Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience
Bachelor’s degree in Electrical Engineering, Computer Engineering, relevant technical field, or equivalent practical experience
8+ years of experience in SoC or ASIC physical design
Hands-on RTL-to-GDSII experience in 3nm or below, including floorplanning, physical synthesis, placement, clock tree synthesis, routing, static timing analysis, and signoff
Experience with low-power implementation techniques, including power gating, voltage areas/islands, UPF, and DVFS
Experience with static timing analysis, including defining timing constraints, exceptions, and PVT corners/modes for functional and DFT signoff, and accounting for OCV/POCV and crosstalk effects
Experience working with EDA tools such as Fusion Compiler/Genus, ICC2/Innovus, PrimeTime/Tempus, RedHawk/Voltus, or equivalent
Proficiency in scripting (TCL, Python, or Perl) and reading Verilog netlists/RTL
Experience collaborating across RTL, DV, DFx, package, and vendor teams

Preferred Qualifications:

Ownership of block-level and/or full-chip power grid planning: dedicated macro supplies, power-switch chaining, MiM/decoupling caps, and EM/IR closure
Track record of defining signoff criteria and leading tapeout execution
Tapeout experience at 3nm or below
Experience adhering to and implementing responsible, ethical AI practices (e.g. risk assessment, bias mitigation, quality and accuracy reviews)
Experience applying ML-driven implementation (e.g. DSO.ai/Cerebrus) or LLM agents to flow debugging/QoR with measurable impact
Demonstrated ongoing AI skill development (e.g. prompt/context engineering, agent orchestration) and staying current with emerging AI technologies
Background in physically-aware synthesis of ultra-low-power designs, including custom recipes and app options, low-voltage PPA exploration, and UPF authoring
Management of the die area budget, including full-chip partitioning, beachfront allocations, channel planning, and pipeline/feedthrough insertion
Facility with advanced clock-tree synthesis, such as multi-source / H-tree, at block- and/or chip-level, including clock power reduction and hierarchical techniques
Experience leading chip-level timing closure across multi-corner/multi-mode scenarios, authoring I/O timing constraints, parsing flat timing reports, and implementing timing ECOs
Experience with 3D-IC structures (e.g., TSVs), EDA tools, and signoff methodologies
Master’s or PhD degree in Electrical Engineering, Computer Engineering, or equivalent area

Public Compensation:

$178,000/year to $250,000/year + bonus + equity + benefits

Industry: Internet

Equal Opportunity:

Meta is proud to be an Equal Employment Opportunity and Affirmative Action employer. We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, or related medical conditions), sexual orientation, gender, gender identity, gender expression, transgender status, sexual stereotypes, age, status as a protected veteran, status as an individual with a disability, or other applicable legally protected characteristics. We also consider qualified applicants with criminal histories, consistent with applicable federal, state and local law. Meta participates in the E-Verify program in certain locations, as required by law. Please note that Meta may leverage artificial intelligence and machine learning technologies in connection with applications for employment.

Meta is committed to providing reasonable accommodations for candidates with disabilities in our recruiting process. If you need any assistance or accommodations due to a disability, please let us know at accommodations-ext@meta.com.

About employer

More about this job

Skills

Place-and-route
RTL
EDA
Computer science
Computer engineering
Electrical engineering
DFT
Python
Perl
Verilog
Hazard assessment
ML
Debugging

Report this job