Jobs in the United States

25+ jobs

Save this search

Added 4 mins ago
Site Reliability Engineer III
RELX INC
Alpharetta, GA
Investigate incidents and service degradation, lead recovery efforts, and develop Root Cause Analyses (RCAs) with corrective actions.
Added 4 mins ago
Cyber Full-Stack Software Engineer
Deloitte
Atlanta, GA
1-3+ years of experience in backend development using Node.js, Python with Django or Flask, or Java with Spring Boot
Added 4 mins ago
Software Engineer, Systems ML
Meta
Atlanta, GA
Develop and maintain high-performance ML infrastructure components in C++ and Python, ensuring reliability, scalability, and low-latency execution
Added 4 mins ago
Data Scientist, Senior Consultant (Utilities)
Guidehouse
ATLANTA, GA
Perform data analysis and develop analytical solutions using tools such as Python, R, Snowflake, SQL, Databricks, Power BI, GIS, and other modern analytics platforms to address complex…
Added 4 mins ago
Forward Deployment Engineer - Managing Business Architect
Capgemini
Atlanta, GA
…passion for technology and business acumen. Work as a stream lead at CIOorCTO level for an internal or external client. Lead Capgemini operations relating to market development andoror…
Added 4 mins ago
Lead Software Engineer
JPMorgan Chase
Atlanta, GA
As a Lead Software Engineer at JPMorgan Chase within the Cloud Financial Management Technology group, you are an integral part of an agile team that works to enhance, build, and deliver…
Added 4 mins ago
Lead Cloud Architect
Humana
Atlanta, GA
Experience developing automation and operational tooling using Python, PowerShell, Bash, or similar scripting languages.
Added 4 mins ago
Technical Lead, Automation & AI Enablement
TireHub
Atlanta, GA
The Automation & AI Enablement Technical Lead is a hands-on technical leader responsible for architecting and delivering TireHub's enterprise automation and AI enablement programs. This…
Added 4 mins ago
Sr. Software Engineer – AI and Automation (Team Breeze)
Travelers Insurance Company
Atlanta, GA
Lead the design, configuration and development of complex, high-visibility AI applications on Team Breeze with a focus on LLM agents, retrieval pipelines and production reliability.
Added 4 mins ago
Solutions Architect - Nutanix Database Service
Nutanix
Atlanta, GA
Technical Validation & Demonstrations: Lead advanced technical product presentations, live demonstrations, hands-on Proof of Concepts (POCs), and technical feasibility assessments for…
Added 5 mins ago
Senior Data Engineer
Highmark Health
Atlanta, GA
Monitor work against production schedule, provide progress updates, and report any issues or technical difficulties to lead developers regularly
Added 5 mins ago
Senior Full-Stack AI Engineer
CGI Technologies and Solutions, Inc.
Atlanta, GA
As a senior member of the team, you’ll take a lead role in developing features and AI use cases, collaborating across product and technical teams, and mentoring junior team members. You’ll…
Added 8 mins ago
IG
Data Fabric-Mesh Architect (100% Remote)
Insight Global
Remote, United States
- From $68 USD / hour
Experience serving as a technical lead/architect for enterprise-scale data, analytics, or data-platform initiatives.
Added 17 mins ago
Underwater Sensors Engineer Co-op
The MITRE Corporation
Bedford, MA
…public interest. With objectivity and integrity at our core, we lead federally funded research and development centers for U.S. government agencies – collaborating with industry and…
Added 19 mins ago
Staff Electrical Engineer – Satellite C&DH Subsystem
CesiumAstro
Austin, TX
We are looking to add a Staff Electrical Engineer to lead Command and Data Handling (C&DH) subsystem development for our Element Satellite team. If you are great at what you do, enjoy…
Added 19 mins ago
C
Staff Electrical Engineer – Satellite C&DH Subsystem
CesiumAstro
El Segundo, CA
- $165,000 to $199,000 USD / year
We are looking to add a Staff Electrical Engineer to lead Command and Data Handling (C&DH) subsystem development for our Element Satellite team. If you are great at what you do, enjoy…
Added 21 mins ago
AI Developer T5
CACI
Chantilly, VA · Chantilly
CACI is seeking an AI Web Developer to design, develop, and enhance a generative AI (GenAI) application that streamlines business processes for a government customer. In this role, you'll…
Added 26 mins ago
Sr Principal Data Insight Analyst
Northrop Grumman
Redondo Beach, CA
…Senior Principal Data Insight Analyst to modernize and help lead a large, business-critical analytics and data solution supporting F-35 material cost estimating for a multi-year procurement…
Added 26 mins ago
AI Architect
CGI Technologies and Solutions, Inc.
Montreal, CA
Leading a client or internal CGI project as the Technical Architect and Lead - architecting solutions and also contributing in part hands-on to solution development
Added 28 mins ago
Software Engineer, IT Infrastructure
Google
Fremont, CA
5 years of experience in developing ETL software solutions using C++ and C#, and 3 years of Python coding experience.
Added 28 mins ago
Software Engineer - Network Switching
Meta
Menlo Park, CA
Engage with network-engineering, routing infrastructure, host networking, transport teams to align on goals, lead integration efforts, and drive continuous development
Added 28 mins ago
AI Research Scientist, Visual Coding - MSL FAIR
Meta
Menlo Park, CA
Experience as a formal technical lead, leading major technical initiatives with cross-functional impact, and/or influencing strategy across multiple teams
Added 28 mins ago
Software Engineer III, Performance, Platforms Infrastructure Engineering
Google
Sunnyvale, CA
2 years of experience programming in C++ or Python.
Added 28 mins ago
AWS Senior Data Engineer
EXL Talent Acquisition Team
Jersey City, NJ
Oversee organizational data engineering solutions. Lead highimpact initiatives. Ensure alignment with organizational goals. Provide executive guidance.
Added 29 mins ago
K
Audience Intelligence Analytics Intern
KQED
San Francisco, CA
- $19.61 USD / hour
…analytics, and supporting research. The intern will also have the lead on a project allowing them to complete the internship with a deliverable that can be used in their future job…

SoC Physical Design Engineer

Redmond, WA, United States

Apply About employer

Applications open in a new tab.

Job details

Experience: 8+ years of experience in SoC or ASIC physical design
Posting language: English
Posted: Nov 3, 2026

Original job description

Summary:

Meta’s mission is to give people the power to build community and bring the world closer together. Our global teams are constantly iterating, solving problems, and working together to empower people around the world to build community and connect in meaningful ways. Together, we can help people build stronger communities. We are just getting started.Reality Labs focuses on delivering Meta’s vision through creating advanced AI enabled wearables. The compute performance and power efficiency requirements of wearables require custom silicon. Reality Labs Silicon team is driving the state-of-the-art forward with breakthrough work in AI, augmented reality, computer vision, machine learning, graphics, displays, and sensors. Our chips will enable wearable devices where our real and virtual world will mix and match throughout the day. We believe the only way to achieve our goals is to look at the entire stack, from transistors, through architecture, firmware, and algorithms. As a Physical Design Engineer, you will collaborate closely with System-on-Chip (SoC) architects, front-end and back-end hardware designers, and power/performance teams to drive the physical implementation of IP, subsystems, and the chip top-level in advanced technology nodes. You will be responsible for developing custom methodologies across the physical design cycle – including floorplanning, physical synthesis, placement, clock-tree synthesis, routing, and static timing analysis – to optimize the power, performance, and area of the design while ensuring overall convergence. You will have the opportunity to bring cutting-edge technologies into a high-volume consumer product.

Required Skills:

SoC Physical Design Engineer Responsibilities:

Lead physical implementation, from floorplanning through tapeout, including physically-aware, ultra-low-power logic synthesis, place-and-route, static timing analysis, and EM/IR, at all levels of the SoC hierarchy
Define physical design methodology and flows to realize power and timing intent, and in doing so, meet milliwatt-level always-on power budgets in a wearable form factor, where thermal limits demand perf/mW compute efficiency
Identify and resolve physical implementation bottlenecks related to congestion, timing, and power
then develop automation and AI-assisted flows to improve throughput and QoR
Collaborate with RTL designers to provide implementation feedback that shapes the microarchitecture towards power- and area-efficient timing closure
Work closely with package engineers to ensure the floorplan, clock tree, and power plan meet the product-level power delivery, signal integrity, thermal, and routability requirements
Partner with design verification and DFx teams to ensure physical implementation supports gate-level functional correctness and meets debug and testability requirements
Drive EDA vendor engagement, tool evaluations, and flow improvements

Minimum Qualifications:

Bachelor’s degree in Electrical Engineering, Computer Engineering, relevant technical field, or equivalent practical experience
8+ years of experience in SoC or ASIC physical design
Hands-on RTL-to-GDSII experience in 3nm or below, including floorplanning, physical synthesis, placement, clock tree synthesis, routing, static timing analysis, and signoff
Experience with low-power implementation techniques, including power gating, voltage areas/islands, UPF, and DVFS
Experience with static timing analysis, including defining timing constraints, exceptions, and PVT corners/modes for functional and DFT signoff, and accounting for OCV/POCV and crosstalk effects
Proficiency in scripting (TCL, Python, or Perl) and reading Verilog netlists/RTL
Experience collaborating across RTL, DV, DFx, package, and vendor teams

Preferred Qualifications:

Ownership of block-level and/or full-chip power grid planning: dedicated macro supplies, power-switch chaining, MiM/decoupling caps, and EM/IR closure
Track record of defining signoff criteria and leading tapeout execution
Tapeout experience at 3nm or below
Experience adhering to and implementing responsible, ethical AI practices (e.g. risk assessment, bias mitigation, quality and accuracy reviews)
Experience applying ML-driven implementation (e.g. DSO.ai/Cerebrus) or LLM agents to flow debugging/QoR with measurable impact
Demonstrated ongoing AI skill development (e.g. prompt/context engineering, agent orchestration) and staying current with emerging AI technologies
Background in physically-aware synthesis of ultra-low-power designs, including custom recipes and app options, low-voltage PPA exploration, and UPF authoring
Management of the die area budget, including full-chip partitioning, beachfront allocations, channel planning, and pipeline/feedthrough insertion
Facility with advanced clock-tree synthesis, such as multi-source / H-tree, at block- and/or chip-level, including clock power reduction and hierarchical techniques
Experience leading chip-level timing closure across multi-corner/multi-mode scenarios, authoring I/O timing constraints, parsing flat timing reports, and implementing timing ECOs
Experience with 3D-IC structures (e.g., TSVs), EDA tools, and signoff methodologies
Master’s or PhD degree in Electrical Engineering, Computer Engineering, or equivalent area

Public Compensation:

$178,000/year to $250,000/year + bonus + equity + benefits

Industry: Internet

Equal Opportunity:

Meta is proud to be an Equal Employment Opportunity and Affirmative Action employer. We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, or related medical conditions), sexual orientation, gender, gender identity, gender expression, transgender status, sexual stereotypes, age, status as a protected veteran, status as an individual with a disability, or other applicable legally protected characteristics. We also consider qualified applicants with criminal histories, consistent with applicable federal, state and local law. Meta participates in the E-Verify program in certain locations, as required by law. Please note that Meta may leverage artificial intelligence and machine learning technologies in connection with applications for employment.

Meta is committed to providing reasonable accommodations for candidates with disabilities in our recruiting process. If you need any assistance or accommodations due to a disability, please let us know at accommodations-ext@meta.com.

Apply About employer

More about this job

Skills

Place-and-route
RTL
EDA
Electrical engineering
Computer engineering
DFT
Python
Perl
Verilog
Hazard assessment
ML
Debugging

Report this job