Jobs in the United States

25+ jobs

Save this search

Added just now
Software Engineer IV
ARUP Laboratories
Salt Lake City, UT
A Software Engineer IV is a senior engineer and leading contributor to software development projects, designing and delivering software products and services. The engineer takes…
Added just now
Infrastructure Engineer (6842) (Up to $25k Sign-on)
MetroStar
Reston, VA
As a Infrastructure Engineer, you’ll play a critical role in designing, operating, and improving shared cloud and DevOps platform services used by multiple customer mission teams. This role…
Added just now
DevOps Engineer (6842) (Up to $25k Sign-on)
MetroStar
Reston, VA
As a DevOps Engineer, you’ll play a critical role in designing, operating, and improving shared cloud and DevOps platform services used by multiple customer mission teams. This role…
Added just now
Cloud Engineer (6851)
MetroStar
Reston, VA
As a Cloud Engineer, you will support the design, implementation, operation, and continuous improvement of secure AWS cloud environments supporting critical government missions. You will…
Added 1 min ago
ZZ
Senior Software Development Engineer
ZINC Zillow, Inc.
Remote, United States
- $156,200 to $262,600 USD / year
- 8+ years of professional software engineering experience, including significant work across both front-end and back-end web application development.
Added 1 min ago
Senior Mechanical Engineer (onsite)
TFP Tyco Fire Products Lp
United States
Johnson Controls is seeking a Senior Mechanical Engineer with hands-on prototype testing experience and a passion for driving product innovation to join our Fire Suppression NPI Engineering…
Added 1 min ago
AWS Java Full Stack Engineer
Infosys
United States
⦁ A knack for translating complex requirements into actionable development tasks.
Added 1 min ago
Java Full Stack Engineer with Python and AWS
Infosys
United States
⦁ A knack for translating complex requirements into actionable development tasks.
Added 1 min ago
Forward Deployed AI Engineer
Skanska USA
Durham, NC
Skanska is searching for a dynamic Forward Deployed AI Engineer. This is a great opportunity to start a career with a company that builds things that matter and values its team. We are…
Added 2 mins ago
Packaging Engineer III
Bausch+Lomb Companies Inc.
US-NY-Rochester, CA
Lead and execute packaging development and sustainability initiatives in support of R&D projects and evolving global packaging requirements. The engineer will drive the design,…
Added 2 mins ago
TS
Capture Manager, Tactical Space Systems
Turion Space
Irvine, CA
- $175,000 to $240,000 USD / year
…programs, we’re looking for a Capture Manager to join our Business Development team and drive the growth of our spacecraft bus and payload…
Added 2 mins ago
QG
Program Quality Engineer (Hybrid)
Quest Global
Windsor Locks, CT
- $70,000 to $75,000 USD / year
Coordinate with internal and external stakeholders for development, production, operations, aftermarket, and supply chain teams
Added 2 mins ago
Senior Software Engineer
INSPYR Solutions
Burbank, CA
Senior Software Engineer (IAM Engineering) - Long Term Project - Burbank, CA
Added 2 mins ago
Senior Software Engineer
INSPYR Solutions
Burbank, CA
Senior Software Engineer (IAM Engineering) - Long Term Project - Burbank, CA
Added 2 mins ago
Lead Software Engineer - Java, Unix
JPMC page
Jersey City, NJ
As a Lead Software Engineer at JPMorganChase within the Corporate Technology pillar, you are an integral part of an agile team that works to enhance, build, and deliver trusted…
Added 2 mins ago
Lead Software Engineer - Java, Unix
JPMC page
Jersey City, NJ
As a Lead Software Engineer at JPMorganChase within the Corporate Technology pillar, you are an integral part of an agile team that works to enhance, build, and deliver trusted…
Added 2 mins ago
Software Engineer III - UI / Experience Services Developer
JPMC page
Plano, TX
As a Software Engineer III at JPMorganChase within Consumer & Community Banking (CCB), J.P. Morgan Wealth Management (JPMWM), you serve as a seasoned member of an agile team to design and…
Added 2 mins ago
CF
Electrician - 2nd Shift
Columbia Forest Products
Newport, VT
- $29.32 to $33.92 USD / hour
…under the direction of the Maintenance Crew Leader and Plant Engineer, performing essential maintenance, diagnostics, repairs, and service duties on plant equipment, including dryers,…
Added 2 mins ago
C+
Software Engineer – Python & MongoDB Applications
CTRL + LLC
Fort Meade, MD
- $105.92 to $116.95 USD / hour
Professional development and certification reimbursement
Added 2 mins ago
C+
Senior Software Integration Engineer – DevOps & Big Data Platforms
CTRL + LLC
Annapolis Junction, MD
- $112.04 to $123.71 USD / hour
Professional development and certification reimbursement
Added 2 mins ago
CAD Drafter
CRH
San Antonio, TX
…and digital library for website. Work closely with Division Engineer, Sales, Production and Quality Control to ensure the product is built according to the latest part or shop…
Added 2 mins ago
C+
Java Software Engineer – Spring Boot Modernization
CTRL + LLC
Annapolis Junction, MD
- $77.88 to $85.99 USD / hour
Java enterprise development with Spring Boot or similar
Added 2 mins ago
C+
Senior Software Integration Engineer – Mission Operations Liaison
CTRL + LLC
Fort Meade, MD
- $112.04 to $123.71 USD / hour
Professional development and certification reimbursement
Added 2 mins ago
C+
Senior Software Engineer – Generative AI & RAG
CTRL + LLC
Annapolis Junction, MD
- $123.63 to $136.51 USD / hour
Professional development and certification reimbursement
Added 3 mins ago
C+
Python Software Engineer – Containerized Mission Applications
CTRL + LLC
Annapolis Junction, MD
- $105.92 to $116.95 USD / hour
Professional development and certification reimbursement

SoC Physical Design Engineer

Redmond, WA, United States

Apply About employer

Applications open in a new tab.

Job details

Experience: 8+ years of experience in SoC or ASIC physical design
Posting language: English
Posted: Nov 3, 2026

Original job description

Summary:

Meta’s mission is to give people the power to build community and bring the world closer together. Our global teams are constantly iterating, solving problems, and working together to empower people around the world to build community and connect in meaningful ways. Together, we can help people build stronger communities. We are just getting started.Reality Labs focuses on delivering Meta’s vision through creating advanced AI enabled wearables. The compute performance and power efficiency requirements of wearables require custom silicon. Reality Labs Silicon team is driving the state-of-the-art forward with breakthrough work in AI, augmented reality, computer vision, machine learning, graphics, displays, and sensors. Our chips will enable wearable devices where our real and virtual world will mix and match throughout the day. We believe the only way to achieve our goals is to look at the entire stack, from transistors, through architecture, firmware, and algorithms. As a Physical Design Engineer, you will collaborate closely with System-on-Chip (SoC) architects, front-end and back-end hardware designers, and power/performance teams to drive the physical implementation of IP, subsystems, and the chip top-level in advanced technology nodes. You will be responsible for developing custom methodologies across the physical design cycle – including floorplanning, physical synthesis, placement, clock-tree synthesis, routing, and static timing analysis – to optimize the power, performance, and area of the design while ensuring overall convergence. You will have the opportunity to bring cutting-edge technologies into a high-volume consumer product.

Required Skills:

SoC Physical Design Engineer Responsibilities:

Lead physical implementation, from floorplanning through tapeout, including physically-aware, ultra-low-power logic synthesis, place-and-route, static timing analysis, and EM/IR, at all levels of the SoC hierarchy
Define physical design methodology and flows to realize power and timing intent, and in doing so, meet milliwatt-level always-on power budgets in a wearable form factor, where thermal limits demand perf/mW compute efficiency
Identify and resolve physical implementation bottlenecks related to congestion, timing, and power
then develop automation and AI-assisted flows to improve throughput and QoR
Collaborate with RTL designers to provide implementation feedback that shapes the microarchitecture towards power- and area-efficient timing closure
Work closely with package engineers to ensure the floorplan, clock tree, and power plan meet the product-level power delivery, signal integrity, thermal, and routability requirements
Partner with design verification and DFx teams to ensure physical implementation supports gate-level functional correctness and meets debug and testability requirements
Drive EDA vendor engagement, tool evaluations, and flow improvements

Minimum Qualifications:

Bachelor’s degree in Electrical Engineering, Computer Engineering, relevant technical field, or equivalent practical experience
8+ years of experience in SoC or ASIC physical design
Hands-on RTL-to-GDSII experience in 3nm or below, including floorplanning, physical synthesis, placement, clock tree synthesis, routing, static timing analysis, and signoff
Experience with low-power implementation techniques, including power gating, voltage areas/islands, UPF, and DVFS
Experience with static timing analysis, including defining timing constraints, exceptions, and PVT corners/modes for functional and DFT signoff, and accounting for OCV/POCV and crosstalk effects
Proficiency in scripting (TCL, Python, or Perl) and reading Verilog netlists/RTL
Experience collaborating across RTL, DV, DFx, package, and vendor teams

Preferred Qualifications:

Ownership of block-level and/or full-chip power grid planning: dedicated macro supplies, power-switch chaining, MiM/decoupling caps, and EM/IR closure
Track record of defining signoff criteria and leading tapeout execution
Tapeout experience at 3nm or below
Experience adhering to and implementing responsible, ethical AI practices (e.g. risk assessment, bias mitigation, quality and accuracy reviews)
Experience applying ML-driven implementation (e.g. DSO.ai/Cerebrus) or LLM agents to flow debugging/QoR with measurable impact
Demonstrated ongoing AI skill development (e.g. prompt/context engineering, agent orchestration) and staying current with emerging AI technologies
Background in physically-aware synthesis of ultra-low-power designs, including custom recipes and app options, low-voltage PPA exploration, and UPF authoring
Management of the die area budget, including full-chip partitioning, beachfront allocations, channel planning, and pipeline/feedthrough insertion
Facility with advanced clock-tree synthesis, such as multi-source / H-tree, at block- and/or chip-level, including clock power reduction and hierarchical techniques
Experience leading chip-level timing closure across multi-corner/multi-mode scenarios, authoring I/O timing constraints, parsing flat timing reports, and implementing timing ECOs
Experience with 3D-IC structures (e.g., TSVs), EDA tools, and signoff methodologies
Master’s or PhD degree in Electrical Engineering, Computer Engineering, or equivalent area

Public Compensation:

$178,000/year to $250,000/year + bonus + equity + benefits

Industry: Internet

Equal Opportunity:

Meta is proud to be an Equal Employment Opportunity and Affirmative Action employer. We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, or related medical conditions), sexual orientation, gender, gender identity, gender expression, transgender status, sexual stereotypes, age, status as a protected veteran, status as an individual with a disability, or other applicable legally protected characteristics. We also consider qualified applicants with criminal histories, consistent with applicable federal, state and local law. Meta participates in the E-Verify program in certain locations, as required by law. Please note that Meta may leverage artificial intelligence and machine learning technologies in connection with applications for employment.

Meta is committed to providing reasonable accommodations for candidates with disabilities in our recruiting process. If you need any assistance or accommodations due to a disability, please let us know at accommodations-ext@meta.com.

Apply About employer

More about this job

Skills

Place-and-route
RTL
EDA
Electrical engineering
Computer engineering
DFT
Python
Perl
Verilog
Hazard assessment
ML
Debugging

Report this job