Jobs in the United States

25+ jobs

Save this search

Added 7 hours ago
PD Methodology Engineer, Annapurna Labs - Cloud Scale Machine Learning
Amazon
Cupertino, CA
…integration of emergent technologies. We’re looking for an ASIC Physical Design Methodology Engineer to help us trail-blaze new technologies and architectures, while ensuring high design…
Added 20 hours ago
DFT Engineer
LSI Corporation
United States
Broadcom's ASIC Product Division is seeking candidates for a DFT position at our San Jose. California Development Center. The successful candidate will work on DFT programs all the way from…
Added 20 hours ago
DFT Engineer
LSI Corporation
United States
Broadcom's ASIC Product Division is seeking candidates for a DFT position at our Austin, Texas Development Center. The successful candidate will work on DFT programs all the way from chip…
Added 23 hours ago
Sr/Staff Digital Design Engineer
Lightmatter
Boston, MA
We are hiring a Digital Design Engineer to help develop an ASIC for the next-generation artificial intelligence computing architecture alongside a team of world-class scientists and…
Added 23 hours ago
Sr/Staff Digital Design Engineer
Lightmatter
Mountain View, CA
We are hiring a Digital Design Engineer to help develop an ASIC for the next-generation artificial intelligence computing architecture alongside a team of world-class scientists and…
Added 1 day ago
DFT Lead Engineer
LSI Corporation
United States
Broadcom's ASIC Product Division is seeking candidates for a DFT position at our Austin, Texas Development Center. The successful candidate will be responsible for leading DFT programs all…
Added 1 day ago
DFT Engineer
LSI Corporation
United States
Broadcom's ASIC Product Division is seeking candidates for a DFT position at our Austin, Texas Development Center. The successful candidate will work on DFT programs all the way from chip…
Added 1 day ago
DFT Engineer
LSI Corporation
United States
Broadcom's ASIC Product Division is seeking candidates for a DFT position at our San Jose, California Development Center. The successful candidate will work on DFT programs all the way from…
Added 1 day ago
C
ASIC DFT Engineer I (Full Time) - United States
Cisco
San Jose, CA
- Full-time
You will be in the Silicon One development organization as an ASIC Design for Test Engineer with a primary focus on Design-for-Test. You will work with frontend RTL teams, backend Physical…
Added 1 day ago
ASIC Test Development Engineer
Cisco
San Jose, CA
As our next ASIC Test Development Engineer in Silicon Operations, you are the backbone of our ATE test bring-up process. You will collaborate with ASIC design teams in the Central Hardware…
Added 1 day ago
MTS Silicon Design Engineer
Advanced Micro Devices, Inc
San Jose, CA
Job Role and Responsibility: Xilinx, Inc., a subsidiary of AMD, Inc., is hiring MTS Silicon Design Engineer to Research, design, develop, and/or test electronic components and systems for…
Added 1 day ago
Sr. Silicon Design Engineer
Advanced Micro Devices, Inc
Santa Clara, CA
Job Role and Responsibility: AMD, Inc. is hiring a Sr. Silicon Design Engineer to Research, design, develop, and/or test electronic components and systems for semiconductor and related…
Added 1 day ago
SMTS Silicon Design Engineer
Advanced Micro Devices, Inc
Santa Clara, CA
Job Role and Responsibility: AMD, Inc., is hiring SMTS Silicon Design Engineer to contribute to AMD’s CDFX DV team to perform the DFT IP verification, which includes work on IP level test…
Added 1 day ago
DFT Engineer
Tenstorrent
Austin, TX · Fort Collins, CO · Santa Clara, CA
The role is Design for Test (DFT) for high-performance designs going into industry leading AI/ML architectures. The person coming into this role will be involved in all implementation…
Added 1 day ago
Principal Design Engineer
Astera Labs
San Jose, CA · CA
+8 years’ experience supporting or developing complex SoC/silicon products for Switch ASIC, Networking applications and/or Server, Storage.
Added 1 day ago
Senior ASIC Design Engineer, Amazon Leo
Amazon
San Diego, CA
· Ensure that the block meets DFT, timing and power targets by working closely with the implementation team
Added 2 days ago
Sr ASIC Design Engineer - TeraWave
Blue Origin Personnel, LLC
San Diego, CA · Cupertino, CA
7+ years of experience in ASIC design and implementation
Added 2 days ago
Sr. Staff Design Verification Engineer
Advanced Mircro Devices, Inc.
Bellevue, WA
Support physical design activities, including synthesis, DFT implementation, place-and-route, and Static Timing Analysis (STA).
Added 2 days ago
ES
Sr DFT Engineer (100% Remote)
Encore Semi, Inc.
Burlington, VT
- $135,000 to $150,000 USD / year
We are seeking an experienced Senior DFT Engineer to lead test architecture and implementation for complex SoCs. You will work closely with design and verification teams to drive DFT…
Added 2 days ago
ES
Sr DFT Engineer (100% Remote)
Encore Semi, Inc.
Raleigh, NC
- $135,000 to $150,000 USD / year
We are seeking an experienced Senior DFT Engineer to lead test architecture and implementation for complex SoCs. You will work closely with design and verification teams to drive DFT…
Added 2 days ago
ES
Sr DFT Engineer (100% Remote)
Encore Semi, Inc.
Boston, MA
- $135,000 to $150,000 USD / year
We are seeking an experienced Senior DFT Engineer to lead test architecture and implementation for complex SoCs. You will work closely with design and verification teams to drive DFT…
Added 2 days ago
ES
Sr DFT Engineer ( 100% Remote)
Encore Semi, Inc.
Austin, TX
- $135,000 to $150,000 USD / year
We are seeking an experienced Senior DFT Engineer to lead test architecture and implementation for complex SoCs. You will work closely with design and verification teams to drive DFT…
Added 2 days ago
ES
Sr DFT Engineer (100% Remote)
Encore Semi, Inc.
Rochester, MN
- $135,000 to $150,000 USD / year
We are seeking an experienced Senior DFT Engineer to lead test architecture and implementation for complex SoCs. You will work closely with design and verification teams to drive DFT…
Added 2 days ago
ES
Sr DFT Engineer (100% Remote)
Encore Semi, Inc.
Dallas, TX
- $135,000 to $150,000 USD / year
We are seeking an experienced Senior DFT Engineer to lead test architecture and implementation for complex SoCs. You will work closely with design and verification teams to drive DFT…
Added 2 days ago
ES
Sr DFT Engineer (100% Remote)
Encore Semi, Inc.
Fort Collins, CO
- $135,000 to $150,000 USD / year
We are seeking an experienced Senior DFT Engineer to lead test architecture and implementation for complex SoCs. You will work closely with design and verification teams to drive DFT…

Cisco Systems, Inc.

ASIC DFT Engineer

Austin, TX, United States
San Jose, CA, United States

Apply About employer

Applications open in a new tab.

Job details

Apply by: Dec 18, 2026
Experience: Bachelor's or a Master's Degree in Electrical or Computer Engineering required with at least 7 years of experience.
Posting language: English
Posted: Oct 28, 2026

Original job description

The application window is expected to close on: 12/17/2026Meet the Team:

The Common Hardware Group (CHG) creates innovative hardware platforms central to the AI era, powering Cisco’s core Switching, Routing, and Wireless products for organizations globally. Our innovations in silicon, optics, and hardware platforms - like Silicon One - are shaping the technology industry. We're a global team of creative experts, bringing our unique backgrounds and bold ideas to push boundaries and help each other grow. Because full product development - from design to qualification to production - is within our team, we’re able to think differently, experiment more, and work quickly. Join us to power the future of the digital world.

Your Impact:

You will work with Front-end RTL teams, backend physical design teams to understand chip architecture and drive DFT requirements early in the design cycle. As a member of this team you will also be involved in crafting groundbreaking next generation networking chips. You will help lead to drive the DFT and quality process through the entire Implementation flow and post silicon validation phases with additional exposure to physical design signoff activities.

Minimum Qualifications:

Bachelor's or a Master's Degree in Electrical or Computer Engineering required with at least 7 years of experience.
Prior experience working in the latest innovative trends in DFT, test and silicon engineering.
Prior experience with Jtag protocols, Scan and BIST architectures, including memory BIST and boundary scan.
Prior experience with ATPG and EDA tools like TestMax, Tetramax, Tessent tool sets, PrimeTime
Prior experience working with Gate level simulation, debugging with VCS and other simulators.
Post-silicon validation and debug experience; Ability to work with ATE patterns, P1687

Preferred Qualifications:

Verilog design experience - developing custom DFT logic & IP integration; familiarity with functional verification
DFT CAD development - Test Architecture, Methodology and Infrastructure
Test Static Timing Analysis
Post silicon validation using DFT patterns.
Verification skills include, System Verilog Logic Equivalency checking and validating the Test-timing of the design

Why Cisco? At Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint. Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere. We are Cisco, and our power starts with you.

Message to applicants applying to work in the U.S. and/or Canada:

The starting salary range posted for this position is $139,300.00 to $203,600.00 and reflects the projected salary range for new hires in this position in U.S. and/or Canada locations, not including incentive compensation*, equity, or benefits. Individual pay is determined by the candidate's hiring location, market conditions, job-related skillset, experience, qualifications, education, certifications, and/or training. The full salary range for certain locations is listed below. For locations not listed below, the recruiter can share more details about compensation for the role in your location during the hiring process.

U.S. employees are offered benefits, subject to Cisco’s plan eligibility rules, which include medical, dental and vision insurance, a 401(k) plan with a Cisco matching contribution, paid parental leave, short and long-term disability coverage, and basic life insurance. Please see the Cisco careers site to discover more benefits and perks. Employees may be eligible to receive grants of Cisco restricted stock units, which vest following continued employment with Cisco for defined periods of time.

U.S. employees are eligible for paid time away as described below, subject to Cisco’s policies:

10 paid holidays per full calendar year, plus 1 floating holiday for non-exempt employees
1 paid day off for employee’s birthday, paid year-end holiday shutdown, and 4 paid days off for personal wellness determined by Cisco
Non-exempt employees** receive 16 days of paid vacation time per full calendar year, accrued at rate of 4.92 hours per pay period for full-time employees
Exempt employees participate in Cisco’s flexible vacation time off program, which has no defined limit on how much vacation time eligible employees may use (subject to availability and some business limitations)
80 hours of sick time off provided on hire date and each January 1st thereafter, and up to 80 hours of unused sick time carried forward from one calendar year to the next
Additional paid time away may be requested to deal with critical or emergency issues for family members
Optional 10 paid days per full calendar year to volunteer

For non-sales roles, employees are also eligible to earn annual bonuses subject to Cisco’s policies.

Employees on sales plans earn performance-based incentive pay on top of their base salary, which is split between quota and non-quota components, subject to the applicable Cisco plan. For quota-based incentive pay, Cisco typically pays as follows:

.75% of incentive target for each 1% of revenue attainment up to 50% of quota;
1.5% of incentive target for each 1% of attainment between 50% and 75%;
1% of incentive target for each 1% of attainment between 75% and 100%; and
Once performance exceeds 100% attainment, incentive rates are at or above 1% for each 1% of attainment with no cap on incentive compensation.

For non-quota-based sales performance elements such as strategic sales objectives, Cisco may pay 0% up to 125% of target. Cisco sales plans do not have a minimum threshold of performance for sales incentive compensation to be paid.

The applicable full salary ranges for this position, by specific state, are listed below:

New York City Metro Area:

$167,700.00 - $282,000.00

Non-Metro New York state & Washington state:

$149,100.00 - $250,900.00

For quota-based sales roles on Cisco’s sales plan, the ranges provided in this posting include base pay and sales target incentive compensation combined. ** Employees in Illinois, whether exempt or non-exempt, will participate in a unique time off program to meet local requirements.

Apply About employer

Report this job