Jobs in the United States

25+ jobs

Group jobs by employerEmail me new jobs Save this search

Added 14 hours ago
New College Grad - System Design Engineer, Memory System
SanDisk
Milpitas, CA
…products in the Emerging Technology Solutions group Memory System Design for HBF-based products Manage and execute HBF stress tests Verify and characterize HBF management algorithms on…
Added 20 hours ago
ET
VLSI Design Engineer
EdgeQ Technologies Private Limited
Remote, United States
- $95,000 to $165,000 USD / year
We are seeking a talented and experienced VLSI Design Engineer to join our semiconductor engineering team in the United States. The ideal candidate will be responsible for designing,…
Added 23 hours ago
IC
Principal Engineer, Analog and Mixed-Signal DTCO
Intel Corporation
OR · CA
- $220,920 to $311,890 USD / year
EDA tool or flow enablement of analog and custom design for a new process node: custom layout, analog placement and routing, physical verification, fill, or extraction.
Added 1 day ago
Digital Design Hardware Electrical Engineer II (Onsite)
RTX
United States
Qualifications You Must Have:
Added 1 day ago
Digital Failure Analysis Engineer (Dallas/Richardson)
Texas Instruments
Richardson, TX
…DFT-enabled observability, volume scan diagnosis, and targeted physical analysis (such as emission microscopy). Leverage ATPG-generated test vectors and scan diagnostics to systematically…
Added 1 day ago
DFT Engineer
Broadcom Corporation
United States
…involves collaborating with cross-functional teams, including Physical Design and STA…
Added 1 day ago
VLSI Design Automation Software Engineer
NVIDIA Corporation
North District, IL
NVIDIA is looking for a Software Engineer to build the next-gen infrastructure software behind our VLSI organization. You'll join a CAD team that develops the systems running NVIDIA's chip…
Added 2 days ago
ASIC Test Development Engineer
Cisco Systems, Inc.
San Jose, CA
As our next ASIC Test Development Engineer in Silicon Operations, you are the backbone of our ATE test bring-up process. You will collaborate with ASIC design teams in the Central Hardware…
Added 2 days ago
C
ASIC DFT Engineer I (Full Time) - United States
Cisco
San Jose, CA · RTP, NC · Allentown, PA
- Full-time
You will be in the Silicon One development organization as an ASIC Design for Test Engineer with a primary focus on Design-for-Test. You will work with frontend RTL teams, backend Physical…
Added 3 days ago
Circuit Design Engineer Intern
SanDisk
Folsom, CA
We are looking for a Design engineer in the circuits team to join our Advanced Memory Development team. The successful candidate will develop innovative circuit designs from architecture,…
Added 4 days ago
Silicon Design Engineer
Advanced Micro Devices, Inc
San Jose, CA
Job Role and Responsibility: Xilinx, Inc., a subsidiary of AMD, Inc., is hiring Silicon Design Engineer to Research, design, develop, and/or test electronic components and systems for…
Added 4 days ago
Sr. Staff VLSI Design Engineer
SanDisk
Milpitas, CA
The ideal candidate must have proven ability to achieve results in a fast moving, dynamic environment · Self-motivated and self-directed, however, must have demonstrated ability to work well with people
Added 4 days ago
VLSI ASIC Logic Design Engineer
Hewlett Packard Enterprise
Ft. Collins, CO · Frisco, TX · Bloomington, MN · Chippewa Falls, WI
This role has been designed as 'Hybrid' with a requirement that you will work on average 2 days per week from an HPE office
Added 5 days ago
Senior/Lead VLS Engineer - Global Circuits
SambaNova
San Jose, CA
We are looking for a Senior / Lead VLSI Design Engineer to serve as the architect and hands-on owner for various global circuit areas including custom clocking, low-power design technqiues…
Added 5 days ago
Sr. Staff Design Verification Engineer
Advanced Mircro Devices, Inc.
Bellevue, WA
Support physical design activities, including synthesis, DFT implementation, place-and-route, and Static Timing Analysis (STA).
Added 5 days ago
Software Engineer II
Cadence
United States
Coursework, research, internship, or project experience in VLSI CAD, physical design, algorithms, computational geometry, or optimization
Added 5 days ago
Software Engineer II
Cadence
United States
Coursework, research, internship, or project experience in VLSI CAD, physical design, algorithms, computational geometry, or optimization
Added 5 days ago
A
Physical Design Engineer
Apple
Cupertino, CA
- $150,400 to $225,300 USD / year
…unanticipated locations throughout the USA. Collaborate with the logic design team to understand partition architecture and drive physical aspects early in the design cycle. Complete…
Added 5 days ago
Physical Design Engineer
Apple
Austin, TX
Using MOS, VLSI Circuit Design, or Computer System with transistor level fundamentals and design architecture for physical design work and troubleshooting.
Added 5 days ago
A
FE Engineer
Apple
Cupertino, CA
- $150,400 to $225,300 USD / year
…detailed specification. Develop, assess, and refine of RTL design to target power, performance, area and timing goals. Explore high-performance strategies and work with the performance…
Added 5 days ago
A
Power Engineer
Apple
Cupertino, CA
- $174,149 to $225,300 USD / year
VLSI design flow including RTL design, design verification, synthesis, and place-and-route.
Added 5 days ago
A
Power Engineer
Apple
Cupertino, CA
- $207,673 to $225,300 USD / year
Using VLSI design flow, CMOS technology and transistor aging
Added 5 days ago
Physical Design Engineer
Insilico
San Jose, CA
Insilico is an End-to-End specialized VLSI, Embedded Design & Software services and solutions company. It operates in the “Compute” & “Connectivity” space.
Added 6 days ago
VLSI Timing Methodology Intern - Summer 2027
NVIDIA USA
CA
If you enjoy combining multiple interests across VLSI design, device modeling, Static timing Analysis, software development, accelerated computing and AI, you’ll love the kind of work we…
Added 7 days ago
HBM PYE Product Development Failure Analysis Engineer
Micron Technology
Boise
Micron in Boise, Idaho has an opening for a HBM Product Yield Enhancement PDFA Engineer where you will work on the Product Development Failure Analysis team to take next generation HBM…

Avago Technologies U.S. Inc.

ASIC Design - Floorplan Engineer

United States

Apply on broadcom.wd1.myworkdayjobs.com About employer

Applications open in a new tab.

Job details

Apply by: Apr 27, 2027
Posting language: English
Posted: Oct 30, 2026

Original job description

Please Note:

If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)
If you already have a Candidate Account, please Sign-In before you apply.

Job Description:

Be part of the Custom Silicon Design Team within Broadcom’s ASIC Products Division in beautiful Fort Collins, Colorado. Join a world-class engineering group developing custom CMOS ASICs for cutting-edge AI, Cellular, Networking, Computing, and Storage products. This Floorplan Engineer role focuses on chip-level physical architecture and integration for advanced ASICs operating at speeds exceeding 1 GHz, from concept through production. The position provides hands-on experience with the latest 3 nm and smaller process nodes, defining and optimizing the overall die layout, including partitioning, hierarchy, and placement of major functional blocks, memories, and I/O structures for AI, computing, and networking SoCs.

Key Responsibilities

Define and optimize top-level floorplan architecture, including die size estimation, hierarchy definition, and partitioning.
Drive macro placement, power grid design, clock distribution planning, pin placement, and feedthrough optimization.
Collaborate closely with RTL, timing, and packaging teams to balance performance, power, and area (PPA) targets.
Lead top-level timing closure, congestion analysis, and ECO implementation to ensure clean tapeout readiness.
Coordinate with block owners and integration teams for smooth block-level to top-level convergence.
Support cross-functional design integration, providing guidance and technical support to internal and external partners.
Apply a deep understanding of block PnR, timing closure, physical verification, and IR/EM analysis to achieve signoff-quality results.
Contribute to design flow automation and methodology development for advanced process technologies.

Technical Skills / Background

Strong foundation in VLSI design principles and ASIC physical design fundamentals.
In-depth experience with floorplanning, die partitioning, and hierarchical design.
Working knowledge of PLLs, clock networks, power delivery, and timing-critical structures.
Proven ability to drive PPA optimization through innovative layout and planning strategies.

Coding & Tool Proficiency

Strong experience with TCL scripting and Linux environments is required.
Proficiency in Python, Perl, or Ruby is preferred.
Experience with Cadence or equivalent physical design tools is highly desirable.

Collaboration and Leadership

Excellent communication, organizational, and problem-solving skills.
Ability to work effectively with customers and cross-functional teams across global sites and time zones.
Skilled at organizing and presenting large data sets, managing multiple priorities efficiently.
Exercises independent judgment and strong engineering insight in defining methods, techniques, and evaluation criteria.
Provides technical leadership, mentors others, and leads execution of new initiatives.

Education and Experience

BS in Electrical or Computer Engineering with 12+ years of relevant experience, or
MS in Electrical or Computer Engineering with 10+ years of relevant experience.

Compensation and Benefits

The annual base salary range for this position is USD To USD

As a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth. All subject to relevant plan documents and award agreements.

Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.

Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.

If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

Apply on broadcom.wd1.myworkdayjobs.com About employer

Report this job

Work requirements

Jobs in the United States