Jobs in the United States

25+ jobs

Group jobs by employerEmail me new jobs Save this search

Added 46 mins ago
UG
Site Reliability Engineer
UnitedHealth Group
Eden Prairie, MN
- $72,800 to $130,000 USD / year
As a DevOps Engineer at Optum, you will join an engineering team modernizing healthcare platforms through Google Cloud Platform (GCP) and next-generation AIOps. In this role, you will be at…
Added 50 mins ago
Sr. Software Dev Engineer, AWS OpenSearch Service
Amazon Development Center U.S., Inc.
Austin, TX
…analytics. Our next phase focuses on transforming OpenSearch into an intelligent retrieval engine - one that meets the evolving needs of customers running search, analytics, and AI-powered…
Added 57 mins ago
WI
(USA) Staff, Software Engineer
Walmart Inc.
United States
- $110,000 to $220,000 USD / year
Role summary: Walmart is seeking a Staff Software Engineer to lead the development and delivery of scalable platform capabilities, including infrastructure, tooling, and AI/ML frameworks.…
Added 57 mins ago
WI
(USA) Staff, Software Engineer
Walmart Inc.
United States
- $143,000 to $286,000 USD / year
As a Staff Software Engineer, you will lead the design and delivery of scalable platform capabilities, driving the full software development lifecycle from coding to deployment. You will…
Added 57 mins ago
WI
(USA) Staff, Software Engineer
Walmart Inc.
United States
- $143,000 to $286,000 USD / year
The (USA) Staff, Software Engineer plays a critical role in delivering scalable platform capabilities and driving the full software development lifecycle, including design, coding, testing,…
Added 1 hour ago
RA
Sr Staff Functional Safety Engineer
Rivian and Volkswagen Group Technologies
Irvine, CA · Palo Alto, CA
- $218,200 to $327,400 USD / year
…together, we’ll create a future that’s more connected, more intelligent, more sustainable for…
Added 1 hour ago
WW
Associate Client Solutions Director-Technology
World Wide Technology Holding, LLC
Remote, United States
- $162,000 to $184,500 USD / year
…public and private sector organizations design, build and scale intelligent AI, digital, cybersecurity, cloud and infrastructure solutions. Through its Advanced Technology Center (ATC) - a…
Added 1 hour ago
Supply Chain Program Manager
Samsara
Remote, United States
…on physical operations to harness Internet of Things (IoT) data to develop actionable insights and improve their operations. At Samsara, we are helping improve the safety, efficiency and…
Added 2 hours ago
Principal Forward Deployed Engineer, Enterprise AI Productivity
Analog Devices Inc.
TX · CA
…physical and digital worlds to enable breakthroughs at the Intelligent Edge. ADI combines analog, digital, AI, and software technologies into solutions that combat climate change, reliably…
Added 2 hours ago
UG
Senior Site Reliability Engineer
UnitedHealth Group
Schaumburg, IL
- $91,700 to $163,700 USD / year
…outcomes by connecting people with the care, pharmacy benefits, data and resources they need to feel their best. Here, you will find a culture guided by inclusion, talented peers,…
Added 2 hours ago
Engineer Support Services
Insight Enterprises, Inc.
Austin, TX
…Fortune 500 Solutions Integrator with deep expertise in cloud, data, AI, cybersecurity, and intelligent edge, we guide organizations through complex digital…
Added 2 hours ago
UG
Site Reliability Engineer
UnitedHealth Group
Eden Prairie, MN
- $72,800 to $130,000 USD / year
As a DevOps Engineer at Optum, you will join an engineering team modernizing healthcare platforms through Google Cloud Platform (GCP) and next-generation AIOps. In this role, you will be at…
Added 2 hours ago
B&
Associate SCADA Engineer - Renewables & Grid
Black & Veatch Family of Companies
Irvine, CA
- $95,186 to $158,965 USD / year
Black & Veatch is seeking an Associate SCADA Engineer to support the technical design of substation and renewable energy Supervisory Control and Data Acquisition (SCADA) systems.
Added 2 hours ago
Engineer Support Services
Insight
Austin
…Fortune 500 Solutions Integrator with deep expertise in cloud, data, AI, cybersecurity, and intelligent edge, we guide organizations through complex digital…
Added 2 hours ago
Senior Test Engineer
NXP USA Inc.
United States
Help shape the future of Trusted Physical AI by leading technical innovation in advanced test, AI-assisted engineering, and automation for NXP’s next generation of intelligent edge products.
Added 3 hours ago
DevOps Engineer II - Applications
Expand Energy Corporation
Oklahoma City, OK
…and applications. This role partners closely with developers, data engineers, Salesforce administrators, and platform owners to design resilient systems, improve deployment practices, and…
Added 3 hours ago
C
Senior Software Engineer, Data Platform
Commure
Mountain View, CA · Los Angeles, CA · New York City, NY · San Francisco, CA
- $180,000 to $230,000 USD / year
We're hiring a Senior Software Engineer to own Commure's data warehouse platform end-to-end. You'll design, build, and operate every layer of the stack:
Added 3 hours ago
Software Engineer-Infrastructure
New Relic
Austin, TX · Chicago, IL · Columbus, OH · Dallas, TX · Detroit, MI · Houston, TX · Las Vegas, NV · Miami, FL · Milwaukee, WI · Orlando, FL · Philadelphia, PA · Phoenix, AZ · Portland, OR · Salt Lake City, UT · St. Louis, MO · TX
As a key member of our Infrastructure team, you will design and operate a scalable, resilient ingress data plane that directly impacts the value we provide to our customers. By ensuring the…
Added 3 hours ago
AC
Senior Software Engineer - Infrastructure Security Platform
ATOMS Careers page
Seattle, WA
- $167,000 to $230,000 USD / year
…mined, goods are moved, and industries are run, remains far less intelligent, far less efficient, and far more constrained. We’re changing…
Added 3 hours ago
A
Senior Software Engineer - Infrastructure Security Platform
Atoms
Seattle, WA
- $167,000 to $230,000 USD / year
…mined, goods are moved, and industries are run, remains far less intelligent, far less efficient, and far more constrained. We’re changing…
Added 3 hours ago
UG
Senior Site Reliability Engineer
UnitedHealth Group
Schaumburg, IL
- $91,700 to $163,700 USD / year
…outcomes by connecting people with the care, pharmacy benefits, data and resources they need to feel their best. Here, you will find a culture guided by inclusion, talented peers,…
Added 3 hours ago
Principal Construction Manager and Program Controls - FAA (Orlando, FL)
Parsons Government Services Inc.
FL
…life-safety systems, mission-critical systems, and related facility…
Added 3 hours ago
Software Engineer
Parsons Technical Services, Inc.
NM
Must have an active DoD Secret clearance or be able to obtain one
Added 3 hours ago
Software Engineer
Parsons Technical Services, Inc.
NM
Must have an active DoD Secret clearance or be able to obtain one
Added 3 hours ago
Forward Deployed Engineer (FDE) – Robotics / Embodied AI
IntelliPro Group Inc.
Santa Clara, CA
This is a high-impact, customer-facing engineering role focused on bridging cutting-edge AI research, robotics data infrastructure, and real-world customer deployments.

Astera Labs

Principal PCS/PMA RTL Design Engineer

San Jose, CA, United States
CA, United States

Salary range is $185,000 to $240,000 depending on experience, level, and business need.

Apply on job-boards.greenhouse.io About employer

Applications open in a new tab.

Job details

Pay: Salary range is $185,000 to $240,000 depending on experience, level, and business need.
Experience: 3+ years of relevant experience in digital ASIC, SoC, or RTL design, or equivalent academic and industry experience.
Posting language: English
Posted: Nov 3, 2026

Original job description

Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at www.asteralabs.com.

Principal PCS/PMA RTL Design Engineer

Astera Labs is seeking a Principal PCS/PMA RTL Design Engineer to join our San Jose design team, focused on the Physical Coding Sublayer (PCS) and Physical Medium Attachment (PMA) logic for high-speed interconnect standards such as Ethernet, PCIe, UCIe, and UALink. You will contribute to the architecture, implementation, integration, and verification of PCS/PMA digital logic for high-performance connectivity and networking ASICs.

You will work with experienced architects and design engineers to translate microarchitectural specifications into robust, synthesizable RTL. You will collaborate closely with SerDes/analog, verification, physical design, DFT, firmware, systems, and validation teams to deliver reliable designs through synthesis, timing closure, tapeout, and silicon validation.

This is a hands-on opportunity for an engineer who wants to build expertise in multi-protocol, multi-lane PHY digital design and contribute to products that enable next-generation AI and cloud infrastructure.

Key responsibilities

PCS/PMA RTL design and implementation

Develop synthesizable Verilog/SystemVerilog RTL for PCS and PMA digital blocks supporting Ethernet, PCIe, UCIe, UALink, and related protocols.
Implement PCS functions such as line encoding/decoding (64b/66b, 128b/130b, 8b/10b), scrambling/descrambling, block and word alignment, lane deskew and reordering, gearboxes, elastic buffers/FIFOs, and rate adaptation.
Implement forward error correction (e.g., RS-FEC/KP4, FEC framing, interleaving), plus the related error counters and status logic.
Implement PMA digital interface logic, including SerDes datapath interfaces (PIPE, SerDes-facing parallel interfaces, UCIe PHY/raw-die interfaces), clock and data recovery (CDR) control interfaces, equalization and link-training control (e.g., PCIe LTSSM equalization, Ethernet auto-negotiation/link training), and calibration and adaptation control.
Design lane-level and multi-lane logic, including lane bonding, polarity and lane reversal, PRBS generation/checking, loopback modes, and BIST features.
Translate architectural and microarchitectural specifications into datapaths, control logic, state machines, register interfaces, and protocol logic.
Design reusable, configurable RTL modules that support multiple protocols, data rates, and lane configurations.
Integrate internal and third-party IP (including analog/mixed-signal PHY macros) while following established design and coding methodologies.
Participate in design reviews and contribute to improvements in RTL quality, reuse, latency, performance, power, and area.

Verification and design quality

Collaborate with design verification engineers to define functional requirements, test plans, and coverage goals, including protocol compliance (IEEE 802.3, PCI-SIG, UCIe, UALink specifications).
Debug simulation failures using waveform analysis, assertions, regression results, and root-cause analysis.
Support lint, clock-domain crossing (CDC), reset-domain crossing (RDC), and RTL quality checks, with particular attention to multi-clock-domain PCS/PMA boundaries and asynchronous lane clocks.
Participate in UVM-based verification activities and help resolve functional and integration issues.
Support gate-level simulation and regression debug as required.

Synthesis, timing, and implementation

Support logic synthesis, constraints development, and design implementation flows for high-speed, wide-datapath designs.
Perform Static Timing Analysis (STA) and help identify and resolve setup, hold, clock, and interface timing issues, including at the SerDes and PHY boundaries.
Support timing closure, power optimization, and PPA trade-offs in collaboration with synthesis, timing, and physical-design teams.
Assist with DFT integration, scan requirements, low-power intent (including per-lane power states), ECOs, and implementation signoff.
Review reports and debug issues from Cadence and/or Synopsys digital design flows.

Silicon and cross-functional collaboration

Support block-level and subsystem-level integration through tapeout milestones.
Collaborate with SerDes/analog, physical design, DFT, firmware, systems, packaging, and validation teams.
Participate in silicon bring-up, link bring-up, interoperability and compliance testing, post-silicon debug, and failure analysis as opportunities arise.
Document design decisions, issues, and technical solutions clearly for cross-functional stakeholders.

Basic qualifications

Bachelor's degree in Electrical Engineering, Computer Engineering, or a related field.
Master's degree is preferred.
3+ years of relevant experience in digital ASIC, SoC, or RTL design, or equivalent academic and industry experience.
Hands-on experience with Verilog or SystemVerilog RTL development.
Understanding of digital design fundamentals, including combinational and sequential logic, clocks, resets, state machines, datapaths, FIFOs, and interfaces.
Working knowledge of at least one high-speed serial protocol (Ethernet, PCIe, UCIe, UALink, CXL, or similar) at the PCS/PHY layer.
Experience with RTL simulation, debugging, synthesis, and basic timing analysis.
Familiarity with ASIC design flows and collaboration across design and verification teams.
Strong communication skills and the ability to work effectively in a collaborative, fast-paced environment.
Ability and willingness to work onsite in San Jose, California.

Preferred qualifications

Direct experience designing PCS, PMA, or PHY digital logic for Ethernet (25G–224G per lane, 100G/200G/400G/800G/1.6T), PCIe (Gen4/5/6/7), UCIe, UALink, CXL, or similar standards.
Experience with PAM4 signaling, FEC (RS-FEC/KP4, FLIT-mode FEC/CRC), lane deskew/alignment, link training, and equalization control.
Familiarity with the PIPE specification, 802.3 Clause 73/72/136/162-series, PCIe LTSSM, and UCIe link training and sideband.
Experience with multi-lane, multi-rate SerDes digital datapaths and clocking architectures.
Familiarity with interconnect, networking, or data-center ASICs (retimers, switches, NICs, DPUs, SmartNICs, NoCs).
Familiarity with synthesis and implementation tools such as Cadence Genus/Innovus or Synopsys Design Compiler/ICC2.
Experience with STA using tools such as Synopsys PrimeTime or Cadence Tempus.
Familiarity with lint, CDC/RDC, DFT, scan, GLS, LEC, UPF, or formal-verification flows.
Experience with UVM, SystemVerilog Assertions, functional coverage, or verification-plan development.
Experience with Python, Tcl, Perl, Shell, or other scripting languages for design and verification automation.
Exposure to advanced-node CMOS design (e.g., 5nm/3nm), tapeout, silicon bring-up, or post-silicon validation, including BER measurements and lab debug.
Experience working with physical-design teams on floorplanning, congestion, timing, power, and implementation challenges.

Salary range is $185,000 to $240,000 depending on experience, level, and business need. This role may be eligible for discretionary bonus, incentives and benefits.

We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.

Apply on job-boards.greenhouse.io About employer

More about this job

Skills

RTL
DFT
Firmware
Verilog
SystemVerilog
Negotiation
Regulatory compliance
GIS
Root cause analysis
Statistical quality control
Packaging
Electrical engineering
Computer engineering
Debugging
Collaboration
Communication skills
Synopsys Design Compiler
Synopsys PrimeTime
Python
Perl

Report this job

Work requirements

Jobs in the United States